VHDL-FPGA-Verilog List Page 2897

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .92 .93 .94 .95 .96 2897.98 .99 .00 .01 .02 ... 4310 »

clock_finish Downloaded：0: Based quartus2 digital clock, time is adjustable. . . . .
Date : 2025-11-20 Size : 5.93mb User : aaaajjjj
jianxiang Downloaded：0: Based on ISE' s Kam-frequency phase detector, development board: xilinx company spartan 3E 500. Precision 1hz, 1 degree. Entirely correct.
Date : 2025-11-20 Size : 20.12mb User : aaaajjjj
wave_zhankongbi Downloaded：0: The PWM wave source code based on quartus2. . . . Frequency range: 1hz to 100khz. . . Is quasi-
Date : 2025-11-20 Size : 430kb User : aaaajjjj
ourmode_dian_ok Downloaded：0: ISE based on a typical module, with GPIO. . .
Date : 2025-11-20 Size : 14.77mb User : aaaajjjj
wave_finish Downloaded：0: Based quartus2 signal generator can produce sine, triangle, square wave. .
Date : 2025-11-20 Size : 1.09mb User : aaaajjjj
SUS2 Downloaded：0: IT VERY NICE FOR VHDL.
Date : 2025-11-20 Size : 2.01mb User : SUSHANTA
xiaodou2 Downloaded：0: Key consumer shake module verilog
Date : 2025-11-20 Size : 2.16mb User : 郭超
Realization_of_FPGA_for_LDPC_encoding Downloaded：0: Abstract：Low．density parity·check code(LDPC code)is a kind of linear eror·correcting code nearest to Shannon Limit．For LDPC cod e，the computational overhead for direct encoding operations is large，as the complexity of en
Date : 2025-11-20 Size : 162kb User : 秦小星
SPA Downloaded：0: This paper,first introduces the check matrix and the factor graph of LDPC,then describes the sum-product algorithm by using the factor graph,and finally presents the detailed steps of the sum-product algorithm and gives
Date : 2025-11-20 Size : 512kb User : 秦小星
fadder32 Downloaded：0: Short code to achieve 32-bit full adder, with programming tested by the Quartus II9.1 all documents
Date : 2025-11-20 Size : 262kb User : 叶槟
music Downloaded：0: Music by the top hardware performance circuit design file and the NC frequency, music notation code number corresponding to the preset frequency look-up table circuit, 8-bit binary counter (ROM address generator) compone
Date : 2025-11-20 Size : 379kb User : 叶槟
S5PC100_UM_REV104[1] Downloaded：0: Samsung A8 processor S5PC100 manual, is the latest CPU, MID, Tablet PCs, mobile phones are used in this processor
Date : 2025-11-20 Size : 10.76mb User : zhangyexiang

« 1 2 ... .92 .93 .94 .95 .96 2897.98 .99 .00 .01 .02 ... 4310 »

Search in result