VHDL-FPGA-Verilog List Page 2765

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .60 .61 .62 .63 .64 2765.66 .67 .68 .69 .70 ... 4310 »

fir_comm Downloaded：0: QUARTUS software used to implement a 32-order FIR digital filter
Date : 2025-11-21 Size : 2.21mb User : li
xianbo Downloaded：0: To DE2 as a platform, software with a digital QUARTUS notch filter
Date : 2025-11-21 Size : 1.04mb User : li
fir_da_test Downloaded：0: QUARTUS software used with the DA algorithm to achieve a 32-order FIR filter
Date : 2025-11-21 Size : 4.19mb User : li
iir_16 Downloaded：0: QUARTUS software with a 16-order IIR filter
Date : 2025-11-21 Size : 3.06mb User : li
Digital_Phase_Measurement Downloaded：0: Measured phase difference and with LCD display. Two-way access from the source signal, converted by AD1 and AD2, into the FPGA. In the FPGA, double-value method using the plastic to get two standard square wave, and then
Date : 2025-11-21 Size : 4kb User : 涛哥
Generic_NOR3_gate_design Downloaded：0: The way of using generic in VHDL design is shown in the Ninput NOR gate.
Date : 2025-11-21 Size : 40kb User : QianLi
[f Downloaded：0: 智能小车C8051的程序设置，有用的来看看，智能小车C8051的程序设置，有用的来看看，智能小车C8051的程序设置，有用的来看看
Date : 2025-11-21 Size : 124kb User : luozian
LEON3 Downloaded：0: On-line debugging tools LEON3 nuclear development based on-line debugging tools LEON3 development of nuclear
Date : 2025-11-21 Size : 371kb User : 荣超群
LEON3.Speed.SoC Downloaded：0: Speed based on LEON3 processor and the complexity of co-processor SoC design and implementation
Date : 2025-11-21 Size : 265kb User : 荣超群
CUDA-CPU-GPU Downloaded：0: CUDA with you deep into the interior, as we interpret why: Only the CPU is the ultimate NVIDIA CUDA
Date : 2025-11-21 Size : 955kb User : LR
m Downloaded：0: m sequence generation file, written with my own simulation results generated in the modelsim6.0f correct.
Date : 2025-11-21 Size : 17kb User : 刘洪朋
LinPF Downloaded：0: This is a VHDL module that implements linear prediction filter based on NLMS (normalized least mean square). The module takes complex signal as input and output comlex signal (real and imaginary). Tap size is 4, bit prec
Date : 2025-11-21 Size : 2kb User : 徐滨

« 1 2 ... .60 .61 .62 .63 .64 2765.66 .67 .68 .69 .70 ... 4310 »

Search in result