CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.30
.31
.32
.33
.34
2635
.36
.37
.38
.39
.40
...
4310
»
vergleiche
Downloaded:0
32-bit data for the comparator, high-bit been right about, until the whole left side is 0, the right of all to 1
Date
: 2025-11-22
Size
: 5kb
User
:
che
zdsh
Downloaded:0
Hardware description language code written in a few vending machines, has a corresponding test file, when a coin, the simulation waveform to get the right results.
Date
: 2025-11-22
Size
: 1kb
User
:
jingling
EDA_design
Downloaded:0
交通灯的设计,对于红绿灯的交替秒数等功能实现的设计
Date
: 2025-11-22
Size
: 483kb
User
:
lianmao
led
Downloaded:0
In the Xilinx development board implements two led digital tube from 0 to 99 seconds to count by experiment.
Date
: 2025-11-22
Size
: 2kb
User
:
jingling
dianziqin
Downloaded:0
实现电子琴电子设计自动化的功能,利用数控分频器设计硬件电子琴,当按下琴键时,扬声器发出该琴键相对应的音阶,同时数码管显示音阶数字,若为高音时,二极管点亮。
Date
: 2025-11-22
Size
: 1.49mb
User
:
lianmao
5vadderN
Downloaded:0
entity adderN is generic(N : integer := 16) port (a : in std_logic_vector(N downto 1) b : in std_logic_vector(N downto 1) cin : in std_logic sum : out std_logic_vector(N downto 1) cout : out std_logic) end adderN
Date
: 2025-11-22
Size
: 190kb
User
:
赵中原
4v2
Downloaded:0
ENTITY maj IS PORT(a,b,c : IN BIT m : OUT BIT) END maj --Dataflow style architecture --Behavioural style architecture using a look-up table ARCHITECTURE using_table OF maj IS BEGIN PROCESS(a,b,c) CONSTANT lookuptable : B
Date
: 2025-11-22
Size
: 134kb
User
:
赵中原
my_simul
Downloaded:0
s2 memory file written in vhdl
Date
: 2025-11-22
Size
: 224kb
User
:
davidene
YS6
Downloaded:0
Ys VI Raiders this is ... ... not a very wide knowledge can not be used
Date
: 2025-11-22
Size
: 5.7mb
User
:
王霁晨
DDS_trans_final
Downloaded:0
AD9854 DDS chip, the configuration file, to configure the frequency and amplitude sine wave can also configure the relevant parameters of modulation and modulation, as long as the information is given according to the ch
Date
: 2025-11-22
Size
: 1.11mb
User
:
林鹏
2010-2011EDAdesign
Downloaded:0
这学期末的课程设计,急需下载这个,请允许下载。
Date
: 2025-11-22
Size
: 1.79mb
User
:
申请
LEON3
Downloaded:0
Leon3 experimental guide, cpu, explain in detail
Date
: 2025-11-22
Size
: 3.39mb
User
:
Chen Yejin
«
1
2
...
.30
.31
.32
.33
.34
2635
.36
.37
.38
.39
.40
...
4310
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.