CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.97
.98
.99
.00
.01
2302
.03
.04
.05
.06
.07
...
4310
»
hanning
Downloaded:0
hamming coding decoding
Date
: 2025-11-23
Size
: 415kb
User
:
huzongyu
risc
Downloaded:0
RISC_CPU is a complex digital logic circuits, using reduced instruction set, addressing space bit 8K, and its basic components can be divided into eight basic components
Date
: 2025-11-23
Size
: 262kb
User
:
chen
qiangdaqi
Downloaded:0
VHDL and FPGA-based four-way Responder Design and Simulation. Main modules: Responder, competition and adventure, answer in the countdown, plus minus points, overtime buzzer, key debounce, and other modules in mind when
Date
: 2025-11-23
Size
: 1.47mb
User
:
丫头
ANNs
Downloaded:0
Artificial neural network (ArtificialNeuralNetworks, abbreviated as ANNs) also referred to as neural networks (NNs) or known connection model (ConnectionistModel), it is a neural network model of animal behavior characte
Date
: 2025-11-23
Size
: 476kb
User
:
小林
verilog
Downloaded:0
verilog Module some useful speech module
Date
: 2025-11-23
Size
: 112kb
User
:
朱
multiplication
Downloaded:0
4-bit pipeline multiplier
Date
: 2025-11-23
Size
: 377kb
User
:
李本利
triangle
Downloaded:0
To generate triangle waveform
Date
: 2025-11-23
Size
: 1kb
User
:
T. H. Sutikno
Vhdl1
Downloaded:0
calculating of iD & iQ, with ia & ib in 2 s complement
Date
: 2025-11-23
Size
: 1kb
User
:
T. H. Sutikno
sqrt32
Downloaded:0
sqrt32.vhdl unsigned integer sqrt 32-bits computing unsigned integer
Date
: 2025-11-23
Size
: 4kb
User
:
T. H. Sutikno
836335-IEEE-Standard-for-VHDL-Register-Transfer-L
Downloaded:0
IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis
Date
: 2025-11-23
Size
: 200kb
User
:
T. H. Sutikno
1342563-IEEE-Standard-for-VHDL-Register-Transfer-
Downloaded:0
1076.6TM IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis
Date
: 2025-11-23
Size
: 485kb
User
:
T. H. Sutikno
3813412-Matlab-Simulink-Simulink-Matlab-to-Vhdl.r
Downloaded:0
Simulink/Matlab-to-VHDL Route for Full-Custom/FPGA Rapid Prototyping of DSP Algorithms
Date
: 2025-11-23
Size
: 144kb
User
:
T. H. Sutikno
«
1
2
...
.97
.98
.99
.00
.01
2302
.03
.04
.05
.06
.07
...
4310
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.