VHDL-FPGA-Verilog List Page 2189

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .84 .85 .86 .87 .88 2189.90 .91 .92 .93 .94 ... 4310 »

LANE0REGISTER Downloaded：0: The purpose of the Lane register is to get the TLPs or DLLPs from the Byte Striping Logic and to store the obtained data in the internal registers and then send the data to the scrambler and then get the Bit-by-Bit scram
Date : 2025-11-24 Size : 1kb User : Nikhil
SERIALIZER Downloaded：0: The serial bit stream is clocked out of the Parallel-to-Serial converter .
Date : 2025-11-24 Size : 1kb User : Nikhil
ControlCharacterGeneration Downloaded：0: The Control Character Generator generates the characters like ‘Start’, ‘End’, ‘Idle’. The control characters are added to the actual frames that are transmitted. The ‘Start’ character is appended before starting of frame
Date : 2025-11-24 Size : 1kb User : Nikhil
AD9850 Downloaded：0: DDS Direct Digital Synthesizer AD9850 source code, can output a resolution of 0 to 40M 1K sine wave.
Date : 2025-11-24 Size : 1kb User : zhaosman
time Downloaded：0: Sunplus 16-bit microcontroller based on the clock display program, and the keyboard for 24 hours and 12-hour clock.
Date : 2025-11-24 Size : 51kb User : 郭晓艺
Reread-machine-program Downloaded：0: By Sunplus 16-bit MCU repeater application process.
Date : 2025-11-24 Size : 287kb User : 郭晓艺
SPI_FPGAMAIN Downloaded：0: FPGA as host of the SPI module. VHDL language, development environment for the Quartus2
Date : 2025-11-24 Size : 583kb User : HuoYoca
SPI_FPGAFOLLOW Downloaded：0: FPGA as a slave SPI module, VHDL language, quartus2 development
Date : 2025-11-24 Size : 473kb User : HuoYoca
ads7883 Downloaded：0: FPGA implementation of the ADS7883' s control and serial to parallel data acquisition
Date : 2025-11-24 Size : 385kb User : HuoYoca
ram Downloaded：0: FPGA Implementation of read-write 256 bytes of ram.
Date : 2025-11-24 Size : 353kb User : HuoYoca
sine Downloaded：0: Issue of FPGA IP cores to achieve high-quality sine wave
Date : 2025-11-24 Size : 2.34mb User : HuoYoca
led Downloaded：0: Quartus II software-based language used to write vhdl traffic light test source code, the resulting file full dedication
Date : 2025-11-24 Size : 441kb User : 大毛

« 1 2 ... .84 .85 .86 .87 .88 2189.90 .91 .92 .93 .94 ... 4310 »

Search in result