VHDL-FPGA-Verilog List Page 2142

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .37 .38 .39 .40 .41 2142.43 .44 .45 .46 .47 ... 4310 »

plj_book Downloaded：0: EDA, verilog language written in frequency counter, one frequency measurement, one is a certain frequency as the signal source can be verified on the cycloneII, thank you! !
Date : 2025-11-24 Size : 637kb User : 谷向前
11 Downloaded：0: And other precision frequency meter, verilog language, and can be verified on the development board, has tried
Date : 2025-11-24 Size : 1.2mb User : 谷向前
digital-frequency-meter Downloaded：0: AT89S51 2.4G production of high-precision digital frequency meter (by Anonymous), written in assembly language. Which contain schematic.
Date : 2025-11-24 Size : 420kb User : xiangiscoming
SPWM-based-from-MSP430 Downloaded：0: This TI' s SPWM wave generation process, based on the MSP430 microcontroller, the chip used in the feedback control the duty cycle of the ADC
Date : 2025-11-24 Size : 39kb User : 周森未
DDS Downloaded：0: the use of DDS technology to make a sinusoidal signal generator
Date : 2025-11-24 Size : 233kb User : 周三强
clk_div2 Downloaded：0: The source is the divider of the VHDL, have been carried out under the QUARTUS2 simulation and verification,
Date : 2025-11-24 Size : 295kb User : 周三强
4MUL Downloaded：0: Four parallel multiplier VHDL source code has been validated, you can use
Date : 2025-11-24 Size : 5kb User : 周三强
decorder38 Downloaded：0: This is a simple VHDL example, but for beginners it is important to have validated hardware and software emulation
Date : 2025-11-24 Size : 248kb User : 周三强
ALARM_CLOCK Downloaded：0: This a digital alarm clock design example, did not verify the success of yesterday, I hope some of the achievements in the field of VHDL colleagues for help
Date : 2025-11-24 Size : 86kb User : 周三强
cntm60 Downloaded：0: I have done before this is a basic example, model 60 counters, have a certain significance for beginners
Date : 2025-11-24 Size : 154kb User : 周三强
askaks Downloaded：0: 8.9 ASK modulation and demodulation process, and VHDL simulation, I have verified
Date : 2025-11-24 Size : 1kb User : 周三强
InfraredPort Downloaded：0: The source for infrared receiver, from the port to the received infrared data. Using QuartusII achieve, can be connected directly NiosII.
Date : 2025-11-24 Size : 730kb User : hlcheng

« 1 2 ... .37 .38 .39 .40 .41 2142.43 .44 .45 .46 .47 ... 4310 »

Search in result