VHDL-FPGA-Verilog List Page 1064

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .59 .60 .61 .62 .63 1064.65 .66 .67 .68 .69 ... 4310 »

ddsProm Downloaded：0: dds frequency-controlled, 32-bit output is 12 already contains. hex file can be loaded directly caused ROM ~
Date : 2025-08-13 Size : 12kb User : jiangzhe
ds18b20 Downloaded：0: BASYS2 development board based on DS18B20 multifunction thermometer. 1 temperature measurement, four digital display 2 upper and lower temperature settings 3. Overtemperature alarm 4. Homemade gravity sensor (4-way mercu
Date : 2025-08-13 Size : 775kb User : 潘健森
TLC549_ADC Downloaded：0: Tested verified after AD conversion, can stabilize the output sample data, designed to meet the basic requirements and capabilities.
Date : 2025-08-13 Size : 2kb User : 珍宝
verilog_xiaodou Downloaded：0: The debounce Verilog design, which two are my essence, and after development board test validation, I think would be helpful to everyone.
Date : 2025-08-13 Size : 30kb User : 珍宝
shumaguan Downloaded：0: 7-segment digital tube test: dynamic scanning in eight digital tube "simultaneously" Showing 0- 7 Dynamic display method is to rotate at a certain frequency to each digital tube COM terminal sends low while sending data
Date : 2025-08-13 Size : 1kb User : 珍宝
exercise Downloaded：0: simple and easy
Date : 2025-08-13 Size : 5kb User : David
24seconds Downloaded：0: 24 seconds countdown vhdl procedures, using Max plus
Date : 2025-08-13 Size : 397kb User : wjk
frqcounter Downloaded：0: Frequency counter vhdl code using max plus
Date : 2025-08-13 Size : 80kb User : wjk
SEG7lED Downloaded：0: 7 seg led displaying control based on verilog
Date : 2025-08-13 Size : 4.22mb User : 唐龙
cadideng2.v Downloaded：0: Circulation and move around, controllable 8 lantern controller, according to the clock signal automatic response
Date : 2025-08-13 Size : 1kb User : Wymon Zhang
TFT_LCD Downloaded：0: TFTLCD ILI9325 the nios verilog program can run on the board to write
Date : 2025-08-13 Size : 13.41mb User : lida
miaobiao Downloaded：0: Verilog prepared by a stopwatch program, press a button control key pressed another button to stop the stopwatch stopwatch and run
Date : 2025-08-13 Size : 795kb User : lida

« 1 2 ... .59 .60 .61 .62 .63 1064.65 .66 .67 .68 .69 ... 4310 »

Search in result