Verilog DHL数字钟 Verilog language used in the prepar

Title: Verilog DHL数字钟

Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
1.85kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
yangshuxie.4836

Description: Verilog language used in the preparation of a digital clock procedures, in addition to the basic count, but also with school, an alarm clock

Downloaders recently: [More information of uploader yangshuxie.4836]

To Search: verilog digital clock verilog alarm VERILOG CLOCK digital clock verilog digital clock clock verilog Verilog-HDL monitor verilog verilog for digital clock verilog AVR

[SCM-crossinglightscontrolsystemdesign.Rar] - the design of the vehicles cross the bus
[data-shuzizhong] - I designed a multi-function digital cloc
[eclock] - MAXPULS II under VHDL multifunctional el
[Verilog_Development_Board_Sources] - friends, I Jawen. previously seen on the
[shuzhizhong_kechengsheji] - err
[szsz] - Digital Clock VHDL to achieve
[code_for_wireless_communication] - Contains software radio, dds, filter des
[shuzizhong] - 1. Normal travel time, according to the
[verilog] - Through the I2C interface to read and wr

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net