Description: a counter a reduction, design requirements using Verilog HDL design of a counter. Asynchronous requests with counter-home/reset functions can be carried out by self and self-count reduction, cycle counting of 2 ^ N (N for binary digit). Second, the principle of design input/output Description : d : asynchronous home several data input; Q : The current counter data output; Clock : clock pulse; Count_en : Counting enable control (1 : Counting/0 : Stop counting); Updown : dollars several self-Canada/reduction Operational control (1 : Since the plus/0 : Since decrease); load_d
- [crc_verilog] - CRC calculation for the Verilog HDL sour
- [ uart from opencores] - VHDL implement serial port, it can commu
- [watchdogexperiment.Rar] - document functional 44binit.s---- interr
- [sorce] - a good use of the Verilog Programming cp
- [9.3_Pulse_Counter] - based on Verilog-HDL hardware Circuit of
- [my_ip_core] - in quartusII verilog using their own lan
- [cnt4] - Counter Counter 4 is used by digital sys
- [tu] - 1, with the adjacent table as a storage
File list (Check if you may need any files):
Download