Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RS(204,188)译码器的设计 Download
 Description: RS (204188) decoder explanation Original document: Rs_decoder.v (top level file), SyndromeCalc.v (Computational adjoint), BM_KES.v (BM solving key equations). Forney.v (Forney algorithm for error sample), CheinSearch.v (search wrong location), ff_mul.v (finite field multiplication). ROM and initialization files: Rom_inv.v (inverse operation), rom_power.v (exponentiation operation). Rom_inv.mif (ROM initialization file), rom_power.mif (ROM initialization file). Simulation waveform: Rs_decoder.vwf.
 Downloaders recently: [More information of uploader HelloFrank0]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
RS(204188)译码器的设计 0 2016-10-14
RS(204188)译码器的设计\BM_KES.v 5102 2006-07-02
RS(204188)译码器的设计\CheinSearch.v 3006 2006-07-07
RS(204188)译码器的设计\ff_mul.v 5001 2006-07-02
RS(204188)译码器的设计\forney.v 9387 2006-07-07
RS(204188)译码器的设计\ROM_INV.mif 3452 2006-07-02
RS(204188)译码器的设计\rom_inv.v 5824 2006-07-02
RS(204188)译码器的设计\rom_power.mif 3447 2006-07-06
RS(204188)译码器的设计\rom_power.v 5846 2006-07-06
RS(204188)译码器的设计\RS(204188)译码器说明.txt 450 2006-07-07
RS(204188)译码器的设计\rs_decoder.v 1940 2006-07-07
RS(204188)译码器的设计\SyndromeCalc.v 2694 2006-07-06

CodeBus www.codebus.net