Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RISC Download
 Description: Operation of data in ALU (ADD, SUB, AND, NOT and other functions).
 Downloaders recently: [More information of uploader 讳忌色]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
RISC 0 2018-04-08
RISC\db 0 2018-04-08
RISC\db\logic_util_heursitic.dat 660 2018-04-07
RISC\db\prev_cmp_RISC_SPM.qmsg 16864 2018-04-03
RISC\db\RISC_SPM.(0).cnf.cdb 2052 2018-04-03
RISC\db\RISC_SPM.(0).cnf.hdb 1295 2018-04-03
RISC\db\RISC_SPM.(1).cnf.cdb 4574 2018-04-03
RISC\db\RISC_SPM.(1).cnf.hdb 2061 2018-04-03
RISC\db\RISC_SPM.(10).cnf.cdb 6975 2018-04-03
RISC\db\RISC_SPM.(10).cnf.hdb 2193 2018-04-03
RISC\db\RISC_SPM.(11).cnf.cdb 1912 2018-04-03
RISC\db\RISC_SPM.(11).cnf.hdb 1079 2018-04-03
RISC\db\RISC_SPM.(2).cnf.cdb 1275 2018-04-03
RISC\db\RISC_SPM.(2).cnf.hdb 858 2018-04-03
RISC\db\RISC_SPM.(3).cnf.cdb 796 2018-04-03
RISC\db\RISC_SPM.(3).cnf.hdb 648 2018-04-03
RISC\db\RISC_SPM.(4).cnf.cdb 1996 2018-04-03
RISC\db\RISC_SPM.(4).cnf.hdb 1256 2018-04-03
RISC\db\RISC_SPM.(5).cnf.cdb 1277 2018-04-03
RISC\db\RISC_SPM.(5).cnf.hdb 859 2018-04-03
RISC\db\RISC_SPM.(6).cnf.cdb 1276 2018-04-03
RISC\db\RISC_SPM.(6).cnf.hdb 859 2018-04-03
RISC\db\RISC_SPM.(7).cnf.cdb 2316 2018-04-03
RISC\db\RISC_SPM.(7).cnf.hdb 957 2018-04-03
RISC\db\RISC_SPM.(8).cnf.cdb 2152 2018-04-03
RISC\db\RISC_SPM.(8).cnf.hdb 1315 2018-04-03
RISC\db\RISC_SPM.(9).cnf.cdb 1602 2018-04-03
RISC\db\RISC_SPM.(9).cnf.hdb 1217 2018-04-03
RISC\db\RISC_SPM.asm.qmsg 2519 2018-04-07
RISC\db\RISC_SPM.asm.rdb 1415 2018-04-07
RISC\db\RISC_SPM.asm_labs.ddb 89082 2018-04-07
RISC\db\RISC_SPM.cbx.xml 90 2018-04-07
RISC\db\RISC_SPM.cmp.bpm 498 2018-04-07
RISC\db\RISC_SPM.cmp.cdb 2751 2018-04-07
RISC\db\RISC_SPM.cmp.hdb 11058 2018-04-07
RISC\db\RISC_SPM.cmp.idb 885 2018-04-07
RISC\db\RISC_SPM.cmp.kpt 220 2018-04-07
RISC\db\RISC_SPM.cmp.logdb 7976 2018-04-07
RISC\db\RISC_SPM.cmp.rdb 25898 2018-04-07
RISC\db\RISC_SPM.cmp_merge.kpt 225 2018-04-07
RISC\db\RISC_SPM.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd 746778 2018-04-07
RISC\db\RISC_SPM.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd 749560 2018-04-07
RISC\db\RISC_SPM.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd 749241 2018-04-07
RISC\db\RISC_SPM.db_info 155 2018-04-07
RISC\db\RISC_SPM.eda.qmsg 5081 2018-04-07
RISC\db\RISC_SPM.fit.qmsg 24334 2018-04-07
RISC\db\RISC_SPM.hier_info 23733 2018-04-07
RISC\db\RISC_SPM.hif 935 2018-04-07
RISC\db\RISC_SPM.ipinfo 178 2018-04-07
RISC\db\RISC_SPM.lpc.html 3548 2018-04-07
RISC\db\RISC_SPM.lpc.rdb 747 2018-04-07
RISC\db\RISC_SPM.lpc.txt 4641 2018-04-07
RISC\db\RISC_SPM.map.ammdb 138 2018-04-07
RISC\db\RISC_SPM.map.bpm 464 2018-04-07
RISC\db\RISC_SPM.map.cdb 1841 2018-04-07
RISC\db\RISC_SPM.map.hdb 10362 2018-04-07
RISC\db\RISC_SPM.map.kpt 1074 2018-04-07
RISC\db\RISC_SPM.map.logdb 4 2018-04-07
RISC\db\RISC_SPM.map.qmsg 23607 2018-04-07
RISC\db\RISC_SPM.map.rdb 1317 2018-04-07
RISC\db\RISC_SPM.map_bb.cdb 1648 2018-04-07
RISC\db\RISC_SPM.map_bb.hdb 9490 2018-04-07
RISC\db\RISC_SPM.map_bb.logdb 4 2018-04-07
RISC\db\RISC_SPM.pre_map.hdb 17152 2018-04-07
RISC\db\RISC_SPM.pti_db_list.ddb 192 2018-04-07
RISC\db\RISC_SPM.root_partition.map.reg_db.cdb 529 2018-04-07
RISC\db\RISC_SPM.routing.rdb 19223 2018-04-07
RISC\db\RISC_SPM.rpp.qmsg 2145 2018-04-03
RISC\db\RISC_SPM.rtlv.hdb 16557 2018-04-07
RISC\db\RISC_SPM.rtlv_sg.cdb 20143 2018-04-07
RISC\db\RISC_SPM.rtlv_sg_swap.cdb 2826 2018-04-07
RISC\db\RISC_SPM.sgate.rvd 20094 2018-04-03
RISC\db\RISC_SPM.sgate_sm.rvd 3571 2018-04-03
RISC\db\RISC_SPM.sgdiff.cdb 1753 2018-04-07
RISC\db\RISC_SPM.sgdiff.hdb 11315 2018-04-07
RISC\db\RISC_SPM.sld_design_entry.sci 217 2018-04-07
RISC\db\RISC_SPM.sld_design_entry_dsc.sci 217 2018-04-07
RISC\db\RISC_SPM.smart_action.txt 6 2018-04-07
RISC\db\RISC_SPM.smp_dump.txt 680 2018-04-07
RISC\db\RISC_SPM.sta.qmsg 11827 2018-04-07
RISC\db\RISC_SPM.sta.rdb 5401 2018-04-07
RISC\db\RISC_SPM.sta_cmp.7_slow_1200mv_85c.tdb 850 2018-04-07
RISC\db\RISC_SPM.syn_hier_info 0 2018-04-07
RISC\db\RISC_SPM.tiscmp.fast_1200mv_0c.ddb 107420 2018-04-07
RISC\db\RISC_SPM.tiscmp.slow_1200mv_0c.ddb 107982 2018-04-07
RISC\db\RISC_SPM.tiscmp.slow_1200mv_85c.ddb 107953 2018-04-07
RISC\db\RISC_SPM.tis_db_list.ddb 242 2018-04-07
RISC\db\RISC_SPM.tmw_info 364 2018-04-07
RISC\db\RISC_SPM.vpr.ammdb 247 2018-04-07
RISC\db\RISC_SPM_qsim.cbx.xml 95 2018-04-03
RISC\db\RISC_SPM_qsim.db_info 155 2018-04-03
RISC\db\RISC_SPM_qsim.eds_overflow 3 2018-04-03
RISC\db\RISC_SPM_qsim.fnsim.cdb 2824 2018-04-03
RISC\db\RISC_SPM_qsim.fnsim.hdb 19038 2018-04-03
RISC\db\RISC_SPM_qsim.fnsim.qmsg 20931 2018-04-03
RISC\db\RISC_SPM_qsim.hier_info 24117 2018-04-03
RISC\db\RISC_SPM_qsim.lpc.html 3548 2018-04-03
RISC\db\RISC_SPM_qsim.lpc.rdb 747 2018-04-03
RISC\db\RISC_SPM_qsim.lpc.txt 4641 2018-04-03
RISC\db\RISC_SPM_qsim.sim.hdb 4739 2018-04-03

CodeBus www.codebus.net