Description: A design of digital phase locked loop (PLL) consists of a phase discriminator, a K mode reversible counter, a pulse addition and subtraction counter, a N frequency divider and so on, to lock the phase.
To Search:
File list (Check if you may need any files):
| Filename | Size | Date |
|---|
| dpll源程序.txt | 4342 | 2018-02-27 |
Download