Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 4 Download
 Description: Design an automatic rail transit ticketing circuit, accepting only 1, 2, 5 yuan, 5 yuan per ticket, and support change. Requirements: (1) design with state machine method;
 Downloaders recently: [More information of uploader FURIER]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
4.docx 19632 2017-12-18

CodeBus www.codebus.net