- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 2.87mb
- Update:
- 2017-12-08
- Downloads:
- 1 Times
- Uploaded by:
- 杨凯
Description: CIC decimation module of digital receiver
Extraction multiple can be selected
Including Verilog code
Word document
Matlab simulation
Testbench code
To Search:
File list (Check if you may need any files):
Download