Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDC中的抽取滤波器设计及FPGA实现 Download
 Description: In this paper, the decimation filtering in the down conversion module is analyzed in detail, and the realization process and method of FPGA are discussed in detail
 Downloaders recently: [More information of uploader 魏来 ]
 To Search:
File list (Check if you may need any files):
DDC中的抽取滤波器设计及FPGA实现.pdf

CodeBus www.codebus.net