Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: StepperMotor_control_follow Download
 Description: The source code is based on FPGA to control the stepper motor running the host computer to send the exact number of steps, and can track the location of the stepper motor in real time, through the UART interface and the host computer for serial communication.
 Downloaders recently: [More information of uploader Chen]
 To Search:
File list (Check if you may need any files):
 

StepperMotor_control_follow\counter_16_bits\cmp_state.ini
...........................\...............\counter_16_bits.asm.rpt
...........................\...............\counter_16_bits.bsf
...........................\...............\counter_16_bits.done
...........................\...............\counter_16_bits.fit.eqn
...........................\...............\counter_16_bits.fit.rpt
...........................\...............\counter_16_bits.fit.summary
...........................\...............\counter_16_bits.flow.rpt
...........................\...............\counter_16_bits.map.eqn
...........................\...............\counter_16_bits.map.rpt
...........................\...............\counter_16_bits.map.summary
...........................\...............\counter_16_bits.pin
...........................\...............\counter_16_bits.pof
...........................\...............\counter_16_bits.qpf
...........................\...............\counter_16_bits.qsf
...........................\...............\counter_16_bits.qws
...........................\...............\counter_16_bits.sim.rpt
...........................\...............\counter_16_bits.tan.rpt
...........................\...............\counter_16_bits.tan.summary
...........................\...............\counter_16_bits.v
...........................\...............\counter_16_bits.vwf
...........................\...............\db\counter_16_bits.asm.qmsg
...........................\...............\..\counter_16_bits.cmp.cdb
...........................\...............\..\counter_16_bits.cmp.ddb
...........................\...............\..\counter_16_bits.cmp.hdb
...........................\...............\..\counter_16_bits.cmp.rdb
...........................\...............\..\counter_16_bits.cmp.tdb
...........................\...............\..\counter_16_bits.cmp0.ddb
...........................\...............\..\counter_16_bits.db_info
...........................\...............\..\counter_16_bits.eco.cdb
...........................\...............\..\counter_16_bits.eds_overflow
...........................\...............\..\counter_16_bits.fit.qmsg
...........................\...............\..\counter_16_bits.hier_info
...........................\...............\..\counter_16_bits.hif
...........................\...............\..\counter_16_bits.map.cdb
...........................\...............\..\counter_16_bits.map.hdb
...........................\...............\..\counter_16_bits.map.qmsg
...........................\...............\..\counter_16_bits.pre_map.cdb
...........................\...............\..\counter_16_bits.pre_map.hdb
...........................\...............\..\counter_16_bits.psp
...........................\...............\..\counter_16_bits.rtlv.hdb
...........................\...............\..\counter_16_bits.rtlv_sg.cdb
...........................\...............\..\counter_16_bits.rtlv_sg_swap.cdb
...........................\...............\..\counter_16_bits.sgdiff.cdb
...........................\...............\..\counter_16_bits.sgdiff.hdb
...........................\...............\..\counter_16_bits.sim.hdb
...........................\...............\..\counter_16_bits.sim.qmsg
...........................\...............\..\counter_16_bits.sim.rdb
...........................\...............\..\counter_16_bits.sim.vwf
...........................\...............\..\counter_16_bits.sld_design_entry.sci
...........................\...............\..\counter_16_bits.sld_design_entry_dsc.sci
...........................\...............\..\counter_16_bits.syn_hier_info
...........................\...............\..\counter_16_bits.tan.qmsg
...........................\...............\..\counter_16_bits_cmp.qrpt
...........................\...............\..\counter_16_bits_sim.qrpt
...........................\fdiv\cmp_state.ini
...........................\....\fdiv.asm.rpt
...........................\....\fdiv.bsf
...........................\....\fdiv.done
...........................\....\fd

CodeBus www.codebus.net