Description: Verilog prepared by the ADC scrambled program (scrambler) inside with scrambler description, experimental data can be broken up, write their own testbench test
To Search:
File list (Check if you may need any files):
scrambler.v
parallel scrambler.doc
Download