Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cpld Download
 Description: Using CPLD to complete multiple serial communication
 Downloaders recently: [More information of uploader zhang]
 To Search:
File list (Check if you may need any files):
 

cpld
....\db
....\..\epm3032a.asm.qmsg
....\..\epm3032a.asm.rdb
....\..\epm3032a.cbx.xml
....\..\epm3032a.cmp.cdb
....\..\epm3032a.cmp.hdb
....\..\epm3032a.cmp.logdb
....\..\epm3032a.cmp.rdb
....\..\epm3032a.cmp0.ddb
....\..\epm3032a.db_info
....\..\epm3032a.eda.qmsg
....\..\epm3032a.fit.qmsg
....\..\epm3032a.hier_info
....\..\epm3032a.hif
....\..\epm3032a.lpc.html
....\..\epm3032a.lpc.rdb
....\..\epm3032a.lpc.txt
....\..\epm3032a.map.cdb
....\..\epm3032a.map.hdb
....\..\epm3032a.map.logdb
....\..\epm3032a.map.qmsg
....\..\epm3032a.pre_map.cdb
....\..\epm3032a.pre_map.hdb
....\..\epm3032a.rtlv.hdb
....\..\epm3032a.rtlv_sg.cdb
....\..\epm3032a.rtlv_sg_swap.cdb
....\..\epm3032a.sgdiff.cdb
....\..\epm3032a.sgdiff.hdb
....\..\epm3032a.sld_design_entry.sci
....\..\epm3032a.sld_design_entry_dsc.sci
....\..\epm3032a.smart_action.txt
....\..\epm3032a.sta.qmsg
....\..\epm3032a.sta.rdb
....\..\epm3032a.sta_cmp.10_slow.tdb
....\..\epm3032a.syn_hier_info
....\..\epm3032a.tis_db_list.ddb
....\..\epm3032a.tmw_info
....\..\logic_util_heursitic.dat
....\..\prev_cmp_epm3032a.qmsg
....\epm3032a.asm.rpt
....\epm3032a.cdf
....\epm3032a.done
....\epm3032a.eda.rpt
....\epm3032a.fit.rpt
....\epm3032a.fit.summary
....\epm3032a.flow.rpt
....\epm3032a.map.rpt
....\epm3032a.map.summary
....\epm3032a.pin
....\epm3032a.pof
....\epm3032a.qpf
....\epm3032a.qsf
....\epm3032a.qws
....\epm3032a.sta.rpt
....\epm3032a.sta.summary
....\epm3032a.v
....\epm3032a_assignment_defaults.qdf
....\epm3032a_nativelink_simulation.rpt
....\epm3032a_v1.v
....\epm3032a_v1.v.bak
....\epm3032a_v2.v
....\epm3032a_v2.v.bak
....\epm3032a_v3.v
....\epm3032a_v3.v.bak
....\incremental_db
....\..............\compiled_partitions
....\..............\...................\epm3032a.db_info
....\..............\...................\epm3032a.root_partition.map.kpt
....\..............\README
....\simulation
....\..........\modelsim
....\..........\........\epm3032a.sft
....\..........\........\epm3032a.vo
....\..........\........\epm3032a_modelsim.xrf
....\..........\........\epm3032a_run_msim_gate_verilog.do
....\..........\........\epm3032a_run_msim_gate_verilog.do.bak
....\..........\........\epm3032a_run_msim_rtl_verilog.do
....\..........\........\epm3032a_run_msim_rtl_verilog.do.bak
....\..........\........\epm3032a_run_msim_rtl_verilog.do.bak1
....\..........\........\epm3032a_v.sdo
....\..........\........\epm3032a_v.sdo_typ.csd
....\..........\........\gate_work
....\..........\........\.........\epm3032a_v2
....\..........\........\.........\...........\verilog.prw
....\..........\........\.........\...........\verilog.psm
....\..........\........\.........\...........\_primary.dat
....\..........\........\.........\...........\_primary.dbs
....\..........\........\.........\...........\_primary.vhd
....\..........\........\.........\testbench
....\..........\........\.........\.........\verilog.prw
....\..........\........\.........\.........\verilog.psm
....\..........\........\.........\.........\_primary.dat
....\..........\........\.........\.........\_primary.dbs
....\..........\........\.........\.........\_primary.vhd
....\..........\........\.........\_info
....\..........\........\.........\_temp
....\..........\........\.........\_vmake
....\..........\........\modelsim.ini
....\..........\........\msim_transcript
    

CodeBus www.codebus.net