Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 08-1_VGA_Display_Test_640480 Download
 Description: Based on quartusII development environment of VGA video communication program, very good information, welcome to download
 Downloaders recently: [More information of uploader 郑传生]
 To Search:
File list (Check if you may need any files):
 

08-1_VGA_Display_Test_640480\dev\output_files\greybox_tmp\cbx_args.txt
............................\...\............\sys_pll.qip
............................\...\............\VGA_Display_Test.asm.rpt
............................\...\............\VGA_Display_Test.cdf
............................\...\............\VGA_Display_Test.done
............................\...\............\VGA_Display_Test.fit.rpt
............................\...\............\VGA_Display_Test.fit.smsg
............................\...\............\VGA_Display_Test.fit.summary
............................\...\............\VGA_Display_Test.flow.rpt
............................\...\............\VGA_Display_Test.jdi
............................\...\............\VGA_Display_Test.map.rpt
............................\...\............\VGA_Display_Test.map.summary
............................\...\............\VGA_Display_Test.pin
............................\...\............\VGA_Display_Test.pof
............................\...\............\VGA_Display_Test.sof
............................\...\............\VGA_Display_Test.sta.rpt
............................\...\............\VGA_Display_Test.sta.summary
............................\...\PLLJ_PLLSPE_INFO.txt
............................\...\sys_pll.qip
............................\...\VGA_Display_Test.pti_db_list.ddb
............................\...\VGA_Display_Test.qpf
............................\...\VGA_Display_Test.qsf
............................\...\VGA_Display_Test.qws
............................\...\VGA_Display_Test.tis_db_list.ddb
............................\...\VIP_System.sdc
............................\...\VIP_System.sdc.bak
............................\sim\VGA_Display_TB\lcd_24bit_ip\lcd_display.v
............................\...\..............\............\lcd_display.v.bak
............................\...\..............\............\lcd_driver.v
............................\...\..............\............\lcd_driver.v.bak
............................\...\..............\............\lcd_driver_zoom.v
............................\...\..............\............\lcd_driver_zoom.v.bak
............................\...\..............\............\lcd_para.v
............................\...\..............\............\lcd_para.v.bak
............................\...\..............\tcl_stacktrace.txt
............................\...\..............\transcript
............................\...\..............\VGA_Display_TB.cr.mti
............................\...\..............\VGA_Display_TB.mpf
............................\...\..............\VGA_Display_TB.v
............................\...\..............\vsim.wlf
............................\...\..............\wave.do
............................\...\..............\.ork\@l@c@d_@display_@t@b\verilog.prw
............................\...\..............\....\....................\verilog.psm
............................\...\..............\....\....................\_primary.dat
............................\...\..............\....\....................\_primary.dbs
............................\...\..............\....\....................\_primary.vhd
............................\...\..............\....\lcd_display\verilog.prw
............................\...\..............\....\...........\verilog.psm
............................\...\..............\....\...........\_primary.dat
............................\...\..............\....\...........\_primary.dbs
............................\...\..............\....\...........\_primary.vhd
............................\...\..............\....\.....river\verilog.prw
............................\...\..............\....\..........\verilog.psm
............................\...\..............\....\..........\_primary.dat
............................\...\..............\....\..........\_primary.dbs
............................\...\..............\....\..........\_primary.vhd
............................\...\..............\....\_info
............................\...\..............\....\.temp\vlog2gz5id
........................

CodeBus www.codebus.net