Description: Using Verilog HDL language written on the realization of the ADC, MDC control procedures, personal use Quartus 7.2, in the above simulation carried out have had no problems found
To Search:
File list (Check if you may need any files):
tugedafinal.txt
Download