Description: Clipping prepared using matlab simulink reference design, you can generate verilog code directly. Consumers peak mainly used to reduce radio signal PAR, improve power amplifier efficiency.
To Search:
File list (Check if you may need any files):
pc_cfr_test_v3_1c.m
testcase1.mat
pc_cfr_virtex4_v1_1_cw_bd.bmm
pc_cfr_virtex4_v1_1_cw.bit
pc_cfr_virtex4_v1_1.mdl
pc_cfr_virtex5_v1_1.mdl
pc_cfr_virtex5_v1_1_cw_bd.bmm
pc_cfr_virtex5_v1_1_cw.bit
pc_cfr_virtex5_v1_1_hwl.mdl
pc_cfr_virtex4_v1_1_hwl.mdl
ccdf.p
cfr_iteration_v42.p
cordic_abs_sin_cos.p
dec2tce.p
sigprops.p
simple_abs.p
tc_round.p
tce2dec.p
readme_xapp1033.txt
check_pc_cfr_v1.m
Download