Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Lab15_sw2reg Download
 Description: Design of switching data is loaded into the register and display the.3. design and implementation of a 4 switch content storage circuit to a 4 bit register, and in the 7 section of the most on the right shows the register in the sixteen decimal digital display tube. We used to go to the jitter module clock_pulse, with btn[0] as the input 8 bit register module, as the loading signal by btn[1] 7 segment display module on the x7segbc pipe frequency module clkdiv, clk190 clock signal for generating module clock_pulse and x7segbc.
 Downloaders recently: [More information of uploader penglx1803]
 To Search:
File list (Check if you may need any files):
 

Lab15_sw2reg\.prj
............\.stx
............\.xst
............\clkdiv.v
............\clock_pulse.v
............\iseconfig\sw2reg.projectmgr
............\.........\sw2regtop.xreport
............\.........\sw2reg_top.xreport
............\par_usage_statistics.html
............\register.v
............\se2regtop.ucf
............\sw2reg.gise
............\sw2reg.xise
............\sw2regtop.bgn
............\sw2regtop.bit
............\sw2regtop.bld
............\sw2regtop.cmd_log
............\sw2regtop.drc
............\sw2regtop.lso
............\sw2regtop.ncd
............\sw2regtop.ngc
............\sw2regtop.ngd
............\sw2regtop.ngr
............\sw2regtop.pad
............\sw2regtop.par
............\sw2regtop.pcf
............\sw2regtop.prj
............\sw2regtop.ptwx
............\sw2regtop.stx
............\sw2regtop.syr
............\sw2regtop.twr
............\sw2regtop.twx
............\sw2regtop.unroutes
............\sw2regtop.ut
............\sw2regtop.v
............\sw2regtop.xpi
............\sw2regtop.xst
............\sw2regtop_bitgen.xwbt
............\sw2regtop_envsettings.html
............\sw2regtop_guide.ncd
............\sw2regtop_map.map
............\sw2regtop_map.mrp
............\sw2regtop_map.ncd
............\sw2regtop_map.ngm
............\sw2regtop_map.xrpt
............\sw2regtop_ngdbuild.xrpt
............\sw2regtop_pad.csv
............\sw2regtop_pad.txt
............\sw2regtop_par.xrpt
............\sw2regtop_summary.html
............\sw2regtop_summary.xml
............\sw2regtop_usage.xml
............\sw2regtop_xst.xrpt
............\sw2reg_top.cmd_log
............\sw2reg_top.lso
............\sw2reg_top.prj
............\sw2reg_top.syr
............\sw2reg_top.v
............\sw2reg_top.xst
............\sw2reg_top_envsettings.html
............\sw2reg_top_summary.html
............\sw2reg_top_xst.xrpt
............\usage_statistics_webtalk.html
............\webtalk.log
............\webtalk_pn.xml
............\x7segbc.lso
............\x7segbc.prj
............\x7segbc.stx
............\x7segbc.v
............\x7segbc.xst
............\.lnx_auto_0_xdb\cst.xbcd
............\.st\work\work.sdbl
............\...\....\work.sdbx
............\_ngo\netlist.lst
............\.xmsgs\bitgen.xmsgs
............\......\map.xmsgs
............\......\ngdbuild.xmsgs
............\......\par.xmsgs
............\......\pn_parser.xmsgs
............\......\trce.xmsgs
............\......\xst.xmsgs
............\xst\dump.xst\sw2regtop.prj
............\...\dump.xst
............\...\projnav.tmp
............\...\work
............\ipcore_dir
............\iseconfig
............\xlnx_auto_0_xdb
............\xst
............\_ngo
............\_xmsgs
Lab15_sw2reg
    

CodeBus www.codebus.net