Description: A major obstacle of thge code is to convert verilog to convert an vhdl code that stands in the way of efficient test
response compaction are the unknown values (x-values) captured
by scan cells during testing. If test responses with
x-values are compacted, some of the outputs of the compactor
may also take unknown values and the correctness of the
compactor inputs cannot be verified at the compactor outputs.
The presence of x-values hence reduces observability of (nonx)
scan cells that may lead to a reduction of test quality and/or
limited compaction rates
To Search:
File list (Check if you may need any files):
vhtoverilog\14SEP2013\bin\verilog2vhdl
...........\.........\...\verilog2vhdl.bat
...........\.........\...\verilog2vhdlcomponent
...........\.........\...\verilog2vhdlcomponent.bat
...........\.........\...\verilog2vhdlentity
...........\.........\...\verilog2vhdlentity.bat
...........\.........\examples\simple_and\output.v2vh.vhd
...........\.........\........\..........\runme.bat
...........\.........\........\..........\runme.csh
...........\.........\........\..........\simple_and.v
...........\.........\........\..........\simple_and.vhd
...........\.........\........\..........\verilog2vhdl.log
...........\.........\lib\designplayer.jar
...........\.........\LICENSE.txt
...........\.........\log
...........\.........\README.txt
...........\.........\setup_env.bat
...........\.........\setup_env.csh
...........\.........\setup_env.sh
...........\.........\sum
...........\.........\vhdl_pkgs\lib\ieee\math_complex\body.dmp
...........\.........\.........\...\....\............\math_complex.dmp
...........\.........\.........\...\....\.....real\body.dmp
...........\.........\.........\...\....\.........\math_real.dmp
...........\.........\.........\...\....\numeric_bit\body.dmp
...........\.........\.........\...\....\...........\numeric_bit.dmp
...........\.........\.........\...\....\........std\body.dmp
...........\.........\.........\...\....\...........\numeric_std.dmp
...........\.........\.........\...\....\std_logic_1164\body.dmp
...........\.........\.........\...\....\..............\std_logic_1164.dmp
...........\.........\.........\...\....\..........arith\body.dmp
...........\.........\.........\...\....\...............\std_logic_arith.dmp
...........\.........\.........\...\....\..............._ext\body.dmp
...........\.........\.........\...\....\...................\std_logic_arith_ext.dmp
...........\.........\.........\...\....\..........misc\body.dmp
...........\.........\.........\...\....\..............\std_logic_misc.dmp
...........\.........\.........\...\....\..........signed\body.dmp
...........\.........\.........\...\....\................\std_logic_signed.dmp
...........\.........\.........\...\....\..........textio\body.dmp
...........\.........\.........\...\....\................\std_logic_textio.dmp
...........\.........\.........\...\....\..........unsigned\body.dmp
...........\.........\.........\...\....\..................\std_logic_unsigned.dmp
...........\.........\.........\...\....\vital_primitives\vital_primitives.dmp
...........\.........\.........\...\....\......timing\body.dmp
...........\.........\.........\...\....\............\vital_timing.dmp
...........\.........\.........\...\misc\dff_async_negedge_rst_negedge_clk\dff_async_negedge_rst_negedge_clk.dmp
...........\.........\.........\...\....\.................................\rtl.dmp
...........\.........\.........\...\....\......................posedge_clk\dff_async_negedge_rst_posedge_clk.dmp
...........\.........\.........\...\....\.................................\rtl.dmp
...........\.........\.........\...\....\..........posedge_rst_negedge_clk\dff_async_posedge_rst_negedge_clk.dmp
...........\.........\.........\...\....\.................................\rtl.dmp
...........\.........\.........\...\....\......................posedge_clk\dff_async_posedge_rst_posedge_clk.dmp
...........\.........\.........\...\....\.................................\rtl.dmp
...........\.........\.........\...\....\....simple_negedge\dff_simple_negedge.dmp
...........\.........\.........\...\....\..................\rtl.dmp
...........\.........\.........\...\....\...........posedge\dff_simple_posedge.dmp
...........\.........\.........\...\....\..................\rtl.dmp
...........\.........\.........\...\....\fvp_prim_and\fvp_prim_and.dmp
...........\.........\.........\...\....\............\rtl.dmp
...........\.........\.........\...\....\.........buf\fvp_prim_buf.dmp
...........\.........\.........\...\....\............\rtl.dmp
...........\.........\.........\...\....\............if0\fvp_prim_bufif0.dmp
...........\.........\.......
Download