Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzizhong Download
 Description: Digital clock, when the school over the points, show cases with elements of writing vhdl file, two 24-band, a 60-ary counter
 Downloaders recently: [More information of uploader 范天恩]
 To Search:
File list (Check if you may need any files):
 

shuzizhong\adjuster.vhd
..........\counter24.vhd
..........\counter24.vhd.bak
..........\counter60.vhd
..........\db\prev_cmp_shuzizhong.asm.qmsg
..........\..\prev_cmp_shuzizhong.fit.qmsg
..........\..\prev_cmp_shuzizhong.map.qmsg
..........\..\prev_cmp_shuzizhong.qmsg
..........\..\prev_cmp_shuzizhong.sim.qmsg
..........\..\prev_cmp_shuzizhong.tan.qmsg
..........\..\shuzizhong.asm.qmsg
..........\..\shuzizhong.asm_labs.ddb
..........\..\shuzizhong.atom.rvd
..........\..\shuzizhong.cbx.xml
..........\..\shuzizhong.cmp.bpm
..........\..\shuzizhong.cmp.cdb
..........\..\shuzizhong.cmp.ecobp
..........\..\shuzizhong.cmp.hdb
..........\..\shuzizhong.cmp.logdb
..........\..\shuzizhong.cmp.rdb
..........\..\shuzizhong.cmp.tdb
..........\..\shuzizhong.cmp0.ddb
..........\..\shuzizhong.cmp2.ddb
..........\..\shuzizhong.cmp_bb.cdb
..........\..\shuzizhong.cmp_bb.hdb
..........\..\shuzizhong.cmp_bb.logdb
..........\..\shuzizhong.cmp_bb.rcf
..........\..\shuzizhong.dbp
..........\..\shuzizhong.db_info
..........\..\shuzizhong.eco.cdb
..........\..\shuzizhong.eds_overflow
..........\..\shuzizhong.fit.qmsg
..........\..\shuzizhong.hier_info
..........\..\shuzizhong.hif
..........\..\shuzizhong.map.bpm
..........\..\shuzizhong.map.cdb
..........\..\shuzizhong.map.ecobp
..........\..\shuzizhong.map.hdb
..........\..\shuzizhong.map.logdb
..........\..\shuzizhong.map.qmsg
..........\..\shuzizhong.map_bb.cdb
..........\..\shuzizhong.map_bb.hdb
..........\..\shuzizhong.map_bb.logdb
..........\..\shuzizhong.pre_map.cdb
..........\..\shuzizhong.pre_map.hdb
..........\..\shuzizhong.psp
..........\..\shuzizhong.pss
..........\..\shuzizhong.rpp.qmsg
..........\..\shuzizhong.rtlv.hdb
..........\..\shuzizhong.rtlv_sg.cdb
..........\..\shuzizhong.rtlv_sg_swap.cdb
..........\..\shuzizhong.sgate.rvd
..........\..\shuzizhong.sgate_sm.rvd
..........\..\shuzizhong.sgdiff.cdb
..........\..\shuzizhong.sgdiff.hdb
..........\..\shuzizhong.signalprobe.cdb
..........\..\shuzizhong.sim.cvwf
..........\..\shuzizhong.sim.hdb
..........\..\shuzizhong.sim.qmsg
..........\..\shuzizhong.sim.rdb
..........\..\shuzizhong.sld_design_entry.sci
..........\..\shuzizhong.sld_design_entry_dsc.sci
..........\..\shuzizhong.syn_hier_info
..........\..\shuzizhong.tan.qmsg
..........\..\shuzizhong.tis_db_list.ddb
..........\..\wed.wsf
..........\display.vhd
..........\display.vhd.bak
..........\shuzizhong.asm.rpt
..........\shuzizhong.done
..........\shuzizhong.fit.rpt
..........\shuzizhong.fit.smsg
..........\shuzizhong.fit.summary
..........\shuzizhong.flow.rpt
..........\shuzizhong.map.rpt
..........\shuzizhong.map.summary
..........\shuzizhong.pin
..........\shuzizhong.pof
..........\shuzizhong.qpf
..........\shuzizhong.qsf
..........\shuzizhong.qws
..........\shuzizhong.sim.rpt
..........\shuzizhong.sof
..........\shuzizhong.tan.rpt
..........\shuzizhong.tan.summary
..........\shuzizhong.vhd
..........\shuzizhong.vhd.bak
..........\shuzizhong.vwf
..........\db
shuzizhong
    

CodeBus www.codebus.net