Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 10-sequence-detector Download
 Description: The system uses a 48MHz clock experimental box as the input clock, to get the counter frequency divider and serial sequence frequency detector
 Downloaders recently: [More information of uploader 陈颖]
 To Search:
File list (Check if you may need any files): 
 

10 sequence detector.doc

CodeBus www.codebus.net