Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: I2C-protocol-implement-Sampling Download
 Description: Engineering document code is through the I2C protocol to achieve the realization of the function of sampling
 Downloaders recently: [More information of uploader lincy_dd]
 To Search:
File list (Check if you may need any files):
 

I2C protocol implement Sampling\I2C协议实现 Sample\I2C\automake.log
...............................\..................\...\coregen.log
...............................\..................\...\coregen.prj
...............................\..................\...\I2C.dhp
...............................\..................\...\I2C.npl
...............................\..................\...\i2c_master_bit_ctrl.cmd_log
...............................\..................\...\i2c_master_bit_ctrl.lso
...............................\..................\...\i2c_master_bit_ctrl.ngc
...............................\..................\...\i2c_master_bit_ctrl.ngr
...............................\..................\...\i2c_master_bit_ctrl.prj
...............................\..................\...\i2c_master_bit_ctrl.stx
...............................\..................\...\i2c_master_bit_ctrl.syr
...............................\..................\...\i2c_master_bit_ctrl.v
...............................\..................\...\i2c_master_bit_ctrl.v.bak
...............................\..................\...\i2c_master_bit_ctrl_vhdl.prj
...............................\..................\...\i2c_master_byte_ctrl.cmd_log
...............................\..................\...\i2c_master_byte_ctrl.lso
...............................\..................\...\i2c_master_byte_ctrl.ngc
...............................\..................\...\i2c_master_byte_ctrl.ngr
...............................\..................\...\i2c_master_byte_ctrl.prj
...............................\..................\...\i2c_master_byte_ctrl.stx
...............................\..................\...\i2c_master_byte_ctrl.syr
...............................\..................\...\i2c_master_byte_ctrl.v
...............................\..................\...\i2c_master_byte_ctrl.v.bak
...............................\..................\...\i2c_master_byte_ctrl_vhdl.prj
...............................\..................\...\i2c_master_defines.v
...............................\..................\...\i2c_master_defines.v.bak
...............................\..................\...\i2c_master_top.cmd_log
...............................\..................\...\i2c_master_top.lso
...............................\..................\...\i2c_master_top.ngc
...............................\..................\...\i2c_master_top.ngr
...............................\..................\...\i2c_master_top.prj
...............................\..................\...\i2c_master_top.stx
...............................\..................\...\i2c_master_top.syr
...............................\..................\...\i2c_master_top.v
...............................\..................\...\i2c_master_top.v.bak
...............................\..................\...\i2c_master_top_vhdl.prj
...............................\..................\...\i2c_slave_model.fdo
...............................\..................\...\i2c_slave_model.ndo
...............................\..................\...\i2c_slave_model.udo
...............................\..................\...\i2c_slave_model.v
...............................\..................\...\i2c_slave_model.v.bak
...............................\..................\...\prjname.lso
...............................\..................\...\timescale.v
...............................\..................\...\transcript
...............................\..................\...\tst_bench_top.v
...............................\..................\...\wb_master_model.v
...............................\..................\...\wb_master_model.v.bak
...............................\..................\...\.ork\glbl\verilog.asm
...............................\..................\...\....\....\_primary.dat
...............................\..................\...\....\....\_primary.vhd
...............................\..................\...\....\i2c_slave_model\verilog.asm
...............................\..................\...\....\...............\_primary.dat
...............................\.............

CodeBus www.codebus.net