Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: svc123 Download
 Description: Run a first simulation with an alpha firing angle of 19 degrees. You should get a DC voltage level of 500 kV. Now, look inside Scope1. Compare the currents flowing into Bus B1 (Iabc_B1, axis 2) with those flowing into Bus B2 (Iabc_B2, axis 3). You can see that the harmonic filters almost eliminate the harmonics generated by the converter. If you use the FFT tool of the powergui, you will find that the harmonic filters reduce the THD of the current injected in the system from 9 to 0.7 . You can also perform other simulations with various values of alpha. Notice the impact on the DC level and on the generated harmonics.
 Downloaders recently: [More information of uploader 徐佳]
 To Search:
File list (Check if you may need any files):
 

svc123.mdl
    

CodeBus www.codebus.net