Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sy_1 Download
 Description: Frequency module, plus 8,421 yards Show
 Downloaders recently: [More information of uploader 谢昭光]
 To Search:
File list (Check if you may need any files):
 

sy_1\db\SY_1_123.asm.qmsg
....\..\SY_1_123.cbx.xml
....\..\SY_1_123.cmp.bpm
....\..\SY_1_123.cmp.cdb
....\..\SY_1_123.cmp.ecobp
....\..\SY_1_123.cmp.hdb
....\..\SY_1_123.cmp.kpt
....\..\SY_1_123.cmp.logdb
....\..\SY_1_123.cmp.rdb
....\..\SY_1_123.cmp.tdb
....\..\SY_1_123.cmp0.ddb
....\..\SY_1_123.cmp_merge.kpt
....\..\SY_1_123.db_info
....\..\SY_1_123.eco.cdb
....\..\SY_1_123.fit.qmsg
....\..\SY_1_123.hier_info
....\..\SY_1_123.hif
....\..\SY_1_123.lpc.html
....\..\SY_1_123.lpc.rdb
....\..\SY_1_123.lpc.txt
....\..\SY_1_123.map.bpm
....\..\SY_1_123.map.cdb
....\..\SY_1_123.map.ecobp
....\..\SY_1_123.map.hdb
....\..\SY_1_123.map.kpt
....\..\SY_1_123.map.logdb
....\..\SY_1_123.map.qmsg
....\..\SY_1_123.map_bb.cdb
....\..\SY_1_123.map_bb.hdb
....\..\SY_1_123.map_bb.logdb
....\..\SY_1_123.pre_map.cdb
....\..\SY_1_123.pre_map.hdb
....\..\SY_1_123.rtlv.hdb
....\..\SY_1_123.rtlv_sg.cdb
....\..\SY_1_123.rtlv_sg_swap.cdb
....\..\SY_1_123.sgdiff.cdb
....\..\SY_1_123.sgdiff.hdb
....\..\SY_1_123.sld_design_entry.sci
....\..\SY_1_123.sld_design_entry_dsc.sci
....\..\SY_1_123.syn_hier_info
....\..\SY_1_123.tan.qmsg
....\..\SY_1_123.tis_db_list.ddb
....\..\SY_1_123.tmw_info
....\..\SY_1_123_global_asgn_op.abo
....\..\wed.wsf
....\incremental_db\compiled_partitions\SY_1_123.root_partition.cmp.atm
....\..............\...................\SY_1_123.root_partition.cmp.dfp
....\..............\...................\SY_1_123.root_partition.cmp.hdbx
....\..............\...................\SY_1_123.root_partition.cmp.kpt
....\..............\...................\SY_1_123.root_partition.cmp.logdb
....\..............\...................\SY_1_123.root_partition.cmp.rcf
....\..............\...................\SY_1_123.root_partition.map.atm
....\..............\...................\SY_1_123.root_partition.map.dpi
....\..............\...................\SY_1_123.root_partition.map.hdbx
....\..............\...................\SY_1_123.root_partition.map.kpt
....\..............\README
....\int_div.bsf
....\int_div.vhd
....\QuickEDA 引脚分配.xls
....\SY_1_123.asm.rpt
....\SY_1_123.bdf
....\SY_1_123.done
....\SY_1_123.dpf
....\SY_1_123.fit.rpt
....\SY_1_123.fit.smsg
....\SY_1_123.fit.summary
....\SY_1_123.flow.rpt
....\SY_1_123.map.rpt
....\SY_1_123.map.summary
....\SY_1_123.pin
....\SY_1_123.pof
....\SY_1_123.qpf
....\SY_1_123.qsf
....\SY_1_123.qws
....\SY_1_123.sof
....\SY_1_123.tan.rpt
....\SY_1_123.tan.summary
....\SY_1_123.vwf
....\incremental_db\compiled_partitions
....\db
....\incremental_db
sy_1
    

CodeBus www.codebus.net