Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LFSRT Download
 Description: it generates a random test sequence, this is the .v cod. It works well and there is the attachment doc . enjoy it !!!!!!!!!!
 Downloaders recently: [More information of uploader Jason]
 To Search:
File list (Check if you may need any files): 
 

verilog\CVS\Entries
.......\...\Entries.Extra
.......\...\Entries.Extra.Old
.......\...\Entries.Old
.......\...\Repository
.......\...\Root
.......\...\Template
.......\rng.v
.......\CVS
verilog
.......\Tkacik.pdf

CodeBus www.codebus.net