Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
Other resource
Title:
xcv
Download
Category:
VHDL-FPGA-Verilog
Tags:
[ASM]
[源码]
File Size:
6.68kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
lulei30
Description:
verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working
Downloaders recently:
[
More information of uploader lulei30
]
To Search:
Verilog machine
[
asynchronousFIFOmemorycontroldesigns.Rar
] - asynchronous FIFO controller design for
[
Verilog-statemachine
] - use Verilog Programming state machine ex
[
xia
] - Verilog on the book, see. Beginners see
[
Xilinx_ISE_chinese
] - Xilinx ISE Chinese guides, very easy to
[
FIFO
] - Asynchronous FIFO controller Verilog Des
[
verilog
] - A simple state machine. V file containin
[
diantiVHDL
] - This case is a 6-storey elevator control
[
verilog_risc
] - RISC state machine consists of three fun
[
seqdet
] - 10010 sequence identification using Veri
[
seqdet
] - Verilog written procedures for finite st
File list
(Check if you may need any files):
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
Games
Plug-in
Trojan
Program registrar
SDK
Other
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.