- Category:
- SCM
- Tags:
-
[ASM]
[源码]
- File Size:
- 3.08kb
- Update:
- 2008-10-13
- Downloads:
- 0 Times
- Uploaded by:
- ll
Description: simulation package contains the I2C operation of the bottom subroutine, prior to the use of a good definition of SCL and SDA. The standard model 8051 (12 Clock), the speed requirement is no more than 12MHz (that is, a machine cycle TI) if Fosc
To Search:
- [24lc256] - support I2C Bus EEPROM24lc256 chip reade
- [USB_I2C] - pdiusbd12 EEPROM and the procedures PDIU
- [I2C_Lib] - algorithm algorithm algorithm algorithm
- [doc8] - machine simulation I2C Bus and 24C02 (I2
- [DataGridToExcel] - DataSet data sets will be converted to E
- [picI2C24LC02] - PIC16F microcontroller series 24LC02 and
- [class_C24LC256] - Complete program of 24LC256
- [i2c] - 51 single-chip analog i2c complete sourc
- [OPNET-basedwareless] - OPNET network simulation based on the pr
File list (Check if you may need any files):
Download