USB 2.0 IP Core USB20 IP CORE, can be directly use

Title: USB 2.0 IP Core

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
177.03kb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
yingfenglam

Description: USB20 IP CORE, can be directly used in SOPC, automatically complete the enumeration. only a modification of enumerated parameters can be!

Downloaders recently: [More information of uploader yingfenglam]

To Search: IP core usb usb ip usb ip core usb core USB IP co usb 2.0 usb 2.0 ip USB20 SOPC

[usbhostslave] - USB host and equipment Verilog code to a
[entryandcpldGuide.Rar] - position in the handbook FPGA/CPLD Quick
[codeofvhdl2006] - [ Classics design ] the VHDL source cod
[tinyos-2.0.0beta2-3.cygwin.noarch] - tinyos for wireless sensor networks dedi
[USB_Project_Report] - USB project development report, as well
[usb_funct[1].Tar] - usb2.0 IP nuclear, QuartusII or the envi
[niosforusb] - The program features in the FPGA on the
[FFT] - Applicable to FPGA-SOPC area to add comp

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net