Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: qdq Download
 Description: The design can accommodate a group (or groups) participating in the Digital Responder, each with a button for the answer in use. Responder has a first signal to identify and latch function, in addition to the first answer button does not work. Set a moderator " reset" button. After the reset of the host, began to answer, the identification of the first signal latch circuit signal indicator Responder group, audio speaker 2 to 3 seconds. Set up a scoring circuit, each began to preset 100 points, scoring by the moderator, answer 10 points, got it wrong once by 10 points
 Downloaders recently: [More information of uploader 李明]
 To Search:
File list (Check if you may need any files):
 

qdq.txt
    

CodeBus www.codebus.net