Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shaomiaoqudongxianshidianlu Download
 Description: In order to reduce the 8-bit display signal interface cable, digital display in the experimental box scan display mode of operation. I.e. the seven segment decoder 8-bit digital input (a, b, c, d, e, f, g) is connected in parallel with each digital tube is selected by a 3-bit SEL [2 .. 0] to be selected.
 Downloaders recently: [More information of uploader 刘红喜]
 To Search:
File list (Check if you may need any files):
 

shaomiaoqudongxianshidianlu.txt
    

CodeBus www.codebus.net