Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS_SYS_CLK100M Download
 Description: FPGA-based signal source design, 100M clock, 32-bit phase accumulation can produce sine wave, square wave, triangle wave, sawtooth, adjustable frequency, the frequency range 0.03 Hz-15MHz.
 Downloaders recently: [More information of uploader zhangchuan]
 To Search:
File list (Check if you may need any files):
 

DDS_SYS\1024_10.mif
.......\1024_10_512.mif
.......\beipin.bsf
.......\beipin.cmp
.......\beipin.ppf
.......\beipin.qip
.......\beipin.vhd
.......\boxin_set.bsf
.......\boxin_set.vhd
.......\boxin_set.vhd.bak
.......\data_rom.bsf
.......\data_rom.vhd
.......\data_rom.vhd.bak
.......\.b\add_sub_2ch.tdf
.......\..\add_sub_6ch.tdf
.......\..\add_sub_lkc.tdf
.......\..\add_sub_mkc.tdf
.......\..\altsyncram_1ss3.tdf
.......\..\altsyncram_9ps3.tdf
.......\..\altsyncram_cgq1.tdf
.......\..\altsyncram_egq1.tdf
.......\..\altsyncram_ggq1.tdf
.......\..\altsyncram_h0f1.tdf
.......\..\altsyncram_hga2.tdf
.......\..\altsyncram_q8a2.tdf
.......\..\altsyncram_qoe1.tdf
.......\..\altsyncram_trs3.tdf
.......\..\altsyncram_vrs3.tdf
.......\..\alt_u_div_k5f.tdf
.......\..\cmpr_5cc.tdf
.......\..\cmpr_8cc.tdf
.......\..\cmpr_9cc.tdf
.......\..\cntr_02j.tdf
.......\..\cntr_gui.tdf
.......\..\cntr_m4j.tdf
.......\..\cntr_nbi.tdf
.......\..\cntr_pbi.tdf
.......\..\cntr_qbi.tdf
.......\..\cntr_sbi.tdf
.......\..\cntr_tbi.tdf
.......\..\cntr_u4j.tdf
.......\..\DDS_SYS.asm.qmsg
.......\..\DDS_SYS.asm.rdb
.......\..\DDS_SYS.asm_labs.ddb
.......\..\DDS_SYS.cbx.xml
.......\..\DDS_SYS.cmp.bpm
.......\..\DDS_SYS.cmp.cbp
.......\..\DDS_SYS.cmp.cdb
.......\..\DDS_SYS.cmp.ecobp
.......\..\DDS_SYS.cmp.hdb
.......\..\DDS_SYS.cmp.kpt
.......\..\DDS_SYS.cmp.logdb
.......\..\DDS_SYS.cmp.rdb
.......\..\DDS_SYS.cmp.tdb
.......\..\DDS_SYS.cmp0.ddb
.......\..\DDS_SYS.cmp_merge.kpt
.......\..\DDS_SYS.db_info
.......\..\DDS_SYS.eco.cdb
.......\..\DDS_SYS.eds_overflow
.......\..\DDS_SYS.fit.qmsg
.......\..\DDS_SYS.hier_info
.......\..\DDS_SYS.hif
.......\..\DDS_SYS.lpc.html
.......\..\DDS_SYS.lpc.rdb
.......\..\DDS_SYS.lpc.txt
.......\..\DDS_SYS.map.bpm
.......\..\DDS_SYS.map.cdb
.......\..\DDS_SYS.map.ecobp
.......\..\DDS_SYS.map.hdb
.......\..\DDS_SYS.map.kpt
.......\..\DDS_SYS.map.logdb
.......\..\DDS_SYS.map.qmsg
.......\..\DDS_SYS.map_bb.cdb
.......\..\DDS_SYS.map_bb.hdb
.......\..\DDS_SYS.map_bb.logdb
.......\..\DDS_SYS.pre_map.cdb
.......\..\DDS_SYS.pre_map.hdb
.......\..\DDS_SYS.rtlv.hdb
.......\..\DDS_SYS.rtlv_sg.cdb
.......\..\DDS_SYS.rtlv_sg_swap.cdb
.......\..\DDS_SYS.sgdiff.cdb
.......\..\DDS_SYS.sgdiff.hdb
.......\..\DDS_SYS.sim.cvwf
.......\..\DDS_SYS.sim.hdb
.......\..\DDS_SYS.sim.qmsg
.......\..\DDS_SYS.sim.rdb
.......\..\DDS_SYS.sld_design_entry.sci
.......\..\DDS_SYS.sld_design_entry_dsc.sci
.......\..\DDS_SYS.smart_action.txt
.......\..\DDS_SYS.syn_hier_info
.......\..\DDS_SYS.tan.qmsg
.......\..\DDS_SYS.tis_db_list.ddb
.......\..\decode_aoi.tdf
.......\..\decode_rqf.tdf
.......\..\logic_util_heursitic.dat
.......\..\lpm_divide_2gm.tdf
.......\..\mux_7oc.tdf
.......\..\mux_9oc.tdf
.......\..\mux_aoc.tdf
.......\..\prev_cmp_DDS_SYS.asm.qmsg
    

CodeBus www.codebus.net