Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDLqiangdaqi Download
 Description: Responder line test function, the First Responder signal the identification and latch function, foul warning function, timing, scoring function
 Downloaders recently: [More information of uploader 陈大伟]
 To Search:
File list (Check if you may need any files): 
 

智力抢答器.pdf

CodeBus www.codebus.net