Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fenpin Download
 Description: In the FPGA is the odd frequency. The development of FPGA timing problems can be better understood.
 Downloaders recently: [More information of uploader poter]
 To Search:
File list (Check if you may need any files):
 

fenpin
......\db
......\..\logic_util_heursitic.dat
......\..\ODD_div.cbx.xml
......\..\ODD_div.cmp.bpm
......\..\ODD_div.cmp.cdb
......\..\ODD_div.cmp.hdb
......\..\ODD_div.cmp.logdb
......\..\ODD_div.cmp.rdb
......\..\ODD_div.cmp_merge.kpt
......\..\ODD_div.db_info
......\..\ODD_div.fit.qmsg
......\..\ODD_div.hier_info
......\..\ODD_div.hif
......\..\ODD_div.lpc.html
......\..\ODD_div.lpc.rdb
......\..\ODD_div.lpc.txt
......\..\ODD_div.map.bpm
......\..\ODD_div.map.cdb
......\..\ODD_div.map.hdb
......\..\ODD_div.map.kpt
......\..\ODD_div.map.logdb
......\..\ODD_div.map.qmsg
......\..\ODD_div.map_bb.cdb
......\..\ODD_div.map_bb.hdb
......\..\ODD_div.map_bb.logdb
......\..\ODD_div.pre_map.cdb
......\..\ODD_div.pre_map.hdb
......\..\ODD_div.rtlv.hdb
......\..\ODD_div.rtlv_sg.cdb
......\..\ODD_div.rtlv_sg_swap.cdb
......\..\ODD_div.sgdiff.cdb
......\..\ODD_div.sgdiff.hdb
......\..\ODD_div.sim_ori.vwf
......\..\ODD_div.sld_design_entry.sci
......\..\ODD_div.sld_design_entry_dsc.sci
......\..\ODD_div.smart_action.txt
......\..\ODD_div.syn_hier_info
......\..\ODD_div.tis_db_list.ddb
......\..\ODD_div.tmw_info
......\..\prev_cmp_ODD_div.asm.qmsg
......\..\prev_cmp_ODD_div.fit.qmsg
......\..\prev_cmp_ODD_div.map.qmsg
......\..\prev_cmp_ODD_div.qmsg
......\..\prev_cmp_ODD_div.sim.qmsg
......\..\prev_cmp_ODD_div.tan.qmsg
......\..\wed.wsf
......\incremental_db
......\..............\compiled_partitions
......\..............\...................\ODD_div.db_info
......\..............\...................\ODD_div.root_partition.map.cdb
......\..............\...................\ODD_div.root_partition.map.dpi
......\..............\...................\ODD_div.root_partition.map.hbdb.cdb
......\..............\...................\ODD_div.root_partition.map.hbdb.hb_info
......\..............\...................\ODD_div.root_partition.map.hbdb.hdb
......\..............\...................\ODD_div.root_partition.map.hbdb.sig
......\..............\...................\ODD_div.root_partition.map.hdb
......\..............\...................\ODD_div.root_partition.map.kpt
......\..............\README
......\ODD_div.done
......\ODD_div.fit.rpt
......\ODD_div.fit.summary
......\ODD_div.flow.rpt
......\ODD_div.map.rpt
......\ODD_div.map.summary
......\ODD_div.qpf
......\ODD_div.qsf
......\ODD_div.qws
......\ODD_div.vhd
......\ODD_div.vhd.bak
......\ODD_div.vwf
......\ODD_div_assignment_defaults.qdf
......\simulation
......\..........\qsim
    

CodeBus www.codebus.net