Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog-Template Download
 Description: verilog examples of commonly used function modules, the code can be directly copied using
 Downloaders recently: [More information of uploader sml]
 To Search:
File list (Check if you may need any files): 
 

Verilog Template\DCM时钟管理.v
................\TB复位信号产生.V
................\verilog.v
................\三段式有限状态机.v
................\串口发送波特率产生.v
................\串口接受波特率产生.V
................\信号边沿检测.v
................\典型的模块组成方式.v
................\双向端口设计.v
................\定时器和计数器.v
................\异步复位-同步释放.v
................\输入信号的时钟同步.v
Verilog Template

CodeBus www.codebus.net