Description: Written in verilog UART serial communication procedures, proven error rate is 0, the system controlled by ARM FPGA serial communication
To Search:
File list (Check if you may need any files):
UART\UART_FPGA.v
....\UART_rec.v
....\UART_txd.v
UART
Download