Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: a-simple-state-machine Download
 Description: Simple state machine verilog achieve a simple state machine, the typical course of the whole works good deserves learning entry good experimental routines
 Downloaders recently: [More information of uploader huhu]
 To Search:
File list (Check if you may need any files):
 

简单状态机
..........\.sopc_builder
..........\.............\install.ptf
..........\.xhdl3.xref
..........\atom_netlists
..........\.............\state_machine.vqm
..........\cmp_state.ini
..........\db
..........\..\add_sub_5ph.tdf
..........\..\state_machine.asm.qmsg
..........\..\state_machine.cbx.xml
..........\..\state_machine.cdb.qmsg
..........\..\state_machine.cmp.cdb
..........\..\state_machine.cmp.hdb
..........\..\state_machine.cmp.qrpt
..........\..\state_machine.cmp.rdb
..........\..\state_machine.cmp.tdb
..........\..\state_machine.cmp0.ddb
..........\..\state_machine.db_info
..........\..\state_machine.dbp
..........\..\state_machine.eco.cdb
..........\..\state_machine.fit.qmsg
..........\..\state_machine.hier_info
..........\..\state_machine.hif
..........\..\state_machine.map.cdb
..........\..\state_machine.map.hdb
..........\..\state_machine.map.qmsg
..........\..\state_machine.pre_map.cdb
..........\..\state_machine.pre_map.hdb
..........\..\state_machine.psp
..........\..\state_machine.rtlv.hdb
..........\..\state_machine.rtlv_sg.cdb
..........\..\state_machine.rtlv_sg_swap.cdb
..........\..\state_machine.sgdiff.cdb
..........\..\state_machine.sgdiff.hdb
..........\..\state_machine.signalprobe.cdb
..........\..\state_machine.sld_design_entry.sci
..........\..\state_machine.sld_design_entry_dsc.sci
..........\..\state_machine.smp_dump.txt
..........\..\state_machine.syn_hier_info
..........\..\state_machine.tan.qmsg
..........\..\state_machine_cmp.qrpt
..........\mach.ptf
..........\sopc_builder_debug_log.txt
..........\state_machine.asm.rpt
..........\state_machine.bsf
..........\state_machine.cdf
..........\state_machine.cmp
..........\state_machine.done
..........\state_machine.fit.eqn
..........\state_machine.fit.rpt
..........\state_machine.fit.summary
..........\state_machine.flow.rpt
..........\state_machine.inc
..........\state_machine.map.eqn
..........\state_machine.map.rpt
..........\state_machine.map.summary
..........\state_machine.pin
..........\state_machine.pof
..........\state_machine.ptf
..........\state_machine.ptf.bak
..........\state_machine.qpf
..........\state_machine.qsf
..........\state_machine.qws
..........\state_machine.sof
..........\state_machine.tan.rpt
..........\state_machine.tan.summary
..........\state_machine.tcl
..........\state_machine.tdf
..........\state_machine.v
..........\state_machine.v.bak
..........\state_machine_assignment_defaults.qdf
..........\state_machine_inst.tdf
..........\state_machine_wave0.jpg
..........\state_machine_waveforms.html
    

CodeBus www.codebus.net