Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sequence-detector Download
 Description: Design and Implementation of the sequence detector. Functional requirements: the detector has an input terminal X and the detected signal is a binary sequence of serial input, the detector has an output terminal Z, when four consecutive binary sequence 1:00, the output is 1, and the remaining cases are the output 0 . : X: 1101111110110, Z: 0000001110000.
 Downloaders recently: [More information of uploader gaochaoliang]
 To Search:
File list (Check if you may need any files):
 

[5]SummaryInformation
WordDocument
1Table
[1]CompObj
[5]DocumentSummaryInformation
    

CodeBus www.codebus.net