- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 60kb
- Update:
- 2012-11-26
- Downloads:
- 0 Times
- Uploaded by:
- 张永满
Description: Timer input is grab the signal and the clock signal. The clock signal timing, then grab effectively start timing. First 48Mhz clock divider for a 1hz The time signal, to grab the signal (' 0 ' ), the time to signal (sjd) assignment is invalid ' 1' , and by the the 1hz time signal output time display seven segment decoded signal: After a cycle, they put a countdown time minus one and seven-segment decoder output shown in the corresponding time values. After 10 seconds (9,8, ....., 0), indicating the time, the time signal (SJD) assignment is valid (' 0 ' ).
To Search:
File list (Check if you may need any files):
3基于FPGA的答题定时电路设计及仿真.docx
Download