Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: exp9 Download
 Description: To complete the task of the experiment is to design a four bit binary full adder. The specific experimental process is the use of the toggle switch on the module in the experimental system input as a summand X SW17 ~ SW14, SW13 ~ SW10 as another addend Y input, as a result of S output LED module LEDG0 ~ LEDG4, LED Liang said output ' 1 ' LED off means output ' 0' .
 Downloaders recently: [More information of uploader 真三战魂]
 To Search:
File list (Check if you may need any files):
 

exp9.vhd
    

CodeBus www.codebus.net