Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Digital-clock-design Download
 Description: Digital clock using VHDL language . Achieve the following functions: normal walking table, time settings, alarm settings, the whole point timekeeping, alarm.
 Downloaders recently: [More information of uploader xiaoyu]
 To Search:
File list (Check if you may need any files):
Digital clock design\VHDL数字时钟设计.doc
Digital clock design
    

CodeBus www.codebus.net