Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock-with-alarm-and-timer Download
 Description: Black EP2C5QC808N series, Quartus 11 compilation and synthesis of digital clock, with real-time clock operation, calibration of the clock, the whole point timekeeping, timing remind function, including all engineering documents.
 Downloaders recently: [More information of uploader 姜伟]
 To Search:
File list (Check if you may need any files):
clock with alarm and timer\8bit_compare.v
..........................\clock.asm.rpt
..........................\clock.bdf
..........................\clock.cdf
..........................\clock.done
..........................\clock.dpf
..........................\clock.fit.rpt
..........................\clock.fit.smsg
..........................\clock.fit.summary
..........................\clock.flow.rpt
..........................\clock.map.rpt
..........................\clock.map.smsg
..........................\clock.map.summary
..........................\clock.pin
..........................\clock.qpf
..........................\clock.qsf
..........................\clock.sof
..........................\clock.sta.rpt
..........................\clock.sta.summary
..........................\clockgen.bsf
..........................\clockgen.v
..........................\column_scan_module.bsf
..........................\column_scan_module.v
..........................\column_scan_module.v.bak
..........................\db\add_sub_lkc.tdf
..........................\..\add_sub_mkc.tdf
..........................\..\add_sub_unc.tdf
..........................\..\add_sub_vnc.tdf
..........................\..\alt_u_div_13f.tdf
..........................\..\alt_u_div_ove.tdf
..........................\..\clock.amm.cdb
..........................\..\clock.asm.qmsg
..........................\..\clock.asm.rdb
..........................\..\clock.asm_labs.ddb
..........................\..\clock.cbx.xml
..........................\..\clock.cmp.bpm
..........................\..\clock.cmp.cdb
..........................\..\clock.cmp.hdb
..........................\..\clock.cmp.kpt
..........................\..\clock.cmp.logdb
..........................\..\clock.cmp.rdb
..........................\..\clock.cmp0.ddb
..........................\..\clock.cmp1.ddb
..........................\..\clock.cmp2.ddb
..........................\..\clock.cmp_merge.kpt
..........................\..\clock.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
..........................\..\clock.cuda_io_sim_cache.45um_tt_1200mv_85c_slow.hsd
..........................\..\clock.db_info
..........................\..\clock.fit.qmsg
..........................\..\clock.hier_info
..........................\..\clock.hif
..........................\..\clock.idb.cdb
..........................\..\clock.lpc.html
..........................\..\clock.lpc.rdb
..........................\..\clock.lpc.txt
..........................\..\clock.map.bpm
..........................\..\clock.map.cdb
..........................\..\clock.map.hdb
..........................\..\clock.map.kpt
..........................\..\clock.map.logdb
..........................\..\clock.map.qmsg
..........................\..\clock.map_bb.cdb
..........................\..\clock.map_bb.hdb
..........................\..\clock.map_bb.logdb
..........................\..\clock.pre_map.cdb
..........................\..\clock.pre_map.hdb
..........................\..\clock.rpp.qmsg
..........................\..\clock.rtlv.hdb
..........................\..\clock.rtlv_sg.cdb
..........................\..\clock.rtlv_sg_swap.cdb
..........................\..\clock.sgate.rvd
..........................\..\clock.sgate_sm.rvd
..........................\..\clock.sgdiff.cdb
..........................\..\clock.sgdiff.hdb
..........................\..\clock.sld_design_entry.sci
..........................\..\clock.sld_design_entry_dsc.sci
..........................\..\clock.smart_action.txt
..........................\..\clock.sta.qmsg
..........................\..\clock.sta.rdb
..........................\..\clock.sta_cmp.8_slow.tdb
..........................\..\clock.syn_hier_info
..........................\..\clock.tis_db_list.ddb
..........................\..\clock.tmw_info
..........................\..\logic_util_heursitic.dat
..........................\..\lpm_divide_1dm.tdf
..........................\..\lpm_divide_45m.tdf
..........................\..\lpm_divide_agm.tdf
..........................\..\lpm_divide_d8m.tdf
..........................\..\pre

CodeBus www.codebus.net