Description: Directional filtering fingerprint image enhancement algorithm based on FPGA using the FPGA has a rich register resources to meet the high-speed system design, design direction filtering a pure hardware FPGA-based fingerprint image enhancement algorithm. The design uses a register-transfer level (RTL) hardware description language (Verilog HDL), time division multiplexing and pipelining technology to complete the realization of the direction of filtering fingerprint image enhancement algorithm on the FPGA.
To Search:
File list (Check if you may need any files):
april2010_1.pdf
Download