Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: WareContorl Download
 Description: Microwave oven controller features: microwave timer, the countdown to start, initialization, set the time to increase or decrease, stop function
 Downloaders recently: [More information of uploader 公子张]
 To Search:
File list (Check if you may need any files):
zpw\WBL_PROJECT.qpf
...\WBL_PROJECT.qsf
...\db\WBL_PROJECT.db_info
...\..\prev_cmp_WBL_PROJECT.qmsg
...\..\WBL_PROJECT.map.qmsg
...\..\WBL_PROJECT.cmp.cdb
...\..\prev_cmp_WBL_PROJECT.map.qmsg
...\..\WBL_PROJECT.cbx.xml
...\..\WBL_PROJECT.hif
...\..\WBL_PROJECT.fit.qmsg
...\..\WBL_PROJECT.asm.qmsg
...\..\prev_cmp_WBL_PROJECT.fit.qmsg
...\..\prev_cmp_WBL_PROJECT.asm.qmsg
...\..\prev_cmp_WBL_PROJECT.tan.qmsg
...\..\WBL_PROJECT.map_bb.hdbx
...\..\WBL_PROJECT.cmp.logdb
...\..\WBL_PROJECT.map_bb.logdb
...\..\WBL_PROJECT.rtlv_sg.cdb
...\..\WBL_PROJECT.tan.qmsg
...\..\WBL_PROJECT.pre_map.hdb
...\..\WBL_PROJECT.pre_map.cdb
...\..\WBL_PROJECT.sld_design_entry_dsc.sci
...\..\WBL_PROJECT.rtlv_sg_swap.cdb
...\..\WBL_PROJECT.eco.cdb
...\..\WBL_PROJECT.sgdiff.hdb
...\..\WBL_PROJECT.rtlv.hdb
...\..\WBL_PROJECT.sgdiff.cdb
...\..\WBL_PROJECT.cmp.bpm
...\..\WBL_PROJECT.cmp.ecobp
...\..\WBL_PROJECT.map_bb.cdb
...\..\WBL_PROJECT.map_bb.hdb
...\..\WBL_PROJECT.map.cdb
...\..\WBL_PROJECT.map.hdb
...\..\WBL_PROJECT.map.logdb
...\..\WBL_PROJECT.map.bpm
...\..\WBL_PROJECT.cmp.tdb
...\..\WBL_PROJECT.asm_labs.ddb
...\..\WBL_PROJECT.hier_info
...\..\WBL_PROJECT.cmp.hdb
...\..\WBL_PROJECT.sld_design_entry.sci
...\..\WBL_PROJECT.tis_db_list.ddb
...\..\WBL_PROJECT.cmp.rdb
...\..\WBL_PROJECT.cmp0.ddb
...\..\WBL_PROJECT.psp
...\..\lpm_divide_45m.tdf
...\..\sign_div_unsign_bkh.tdf
...\..\alt_u_div_ove.tdf
...\..\add_sub_lkc.tdf
...\..\add_sub_mkc.tdf
...\..\lpm_divide_1dm.tdf
...\..\WBL_PROJECT.syn_hier_info
...\..\WBL_PROJECT.map.ecobp
...\..\WBL_PROJECT.map.kpt
...\..\WBL_PROJECT.cmp_merge.kpt
...\..\WBL_PROJECT.cmp.kpt
...\..\WBL_PROJECT.fnsim.qmsg
...\..\WBL_PROJECT.fnsim.hdb
...\db
...\CLK_.v
...\WBL_PROJECT.map.smsg
...\WBL_PROJECT.map.summary
...\incremental_db\compiled_partitions\WBL_PROJECT.root_partition.map.kpt
...\..............\...................\WBL_PROJECT.root_partition.map.atm
...\..............\...................\WBL_PROJECT.root_partition.map.hdbx
...\..............\...................\WBL_PROJECT.root_partition.cmp.rcf
...\..............\...................\WBL_PROJECT.root_partition.cmp.hdbx
...\..............\...................\WBL_PROJECT.root_partition.cmp.atm
...\..............\...................\WBL_PROJECT.root_partition.cmp.logdb
...\..............\...................\WBL_PROJECT.root_partition.cmp.kpt
...\..............\...................\WBL_PROJECT.root_partition.map.dpi
...\..............\...................\WBL_PROJECT.root_partition.cmp.dfp
...\..............\compiled_partitions
...\..............\README
...\incremental_db
...\WBL_PROJECT.pin
...\WBL_PROJECT.fit.smsg
...\WBL_PROJECT.fit.summary
...\WBL_PROJECT.sof
...\WBL_PROJECT.pof
...\WBL_PROJECT.tan.summary
...\WBL_PROJECT.done
...\WBL_PIN.csv
...\WBL_PROJECT.qsf.bak
...\TOPFILE.bsf
...\DIV_HZ.bsf
...\CLK_CHOISE.bsf
...\DISP_DEC.bsf
...\DISP_HEX.bsf
...\SEG_DECODER.bsf
...\TIME_SET.bsf
...\COOK_FUN.bsf
...\WBL_PROJECT.bdf
...\TOPFILE.v.bak
...\TOPFILE.v
...\DIV_HZ.v.bak
...\DIV_HZ.v
...\CLK_CHOISE.v.bak
...\CLK_CHOISE.v
...\DISP_HEX.v.bak
...\DISP_HEX.v
    

CodeBus www.codebus.net