Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shizhongfinal Download
 Description: a diagil clock design by verilog
 Downloaders recently: [More information of uploader mike]
 To Search:
File list (Check if you may need any files):
 

shizhongfinal
.............\_ngo
.............\....\netlist.lst
.............\_xmsgs
.............\......\bitgen.xmsgs
.............\......\map.xmsgs
.............\......\ngdbuild.xmsgs
.............\......\par.xmsgs
.............\......\pn_parser.xmsgs
.............\......\trce.xmsgs
.............\......\xst.xmsgs
.............\ipcore_dir
.............\iseconfig
.............\.........\shizhong.xreport
.............\.........\shizhongfinal.projectmgr
.............\shizhong.bgn
.............\shizhong.bit
.............\shizhong.bld
.............\shizhong.cmd_log
.............\shizhong.drc
.............\shizhong.lso
.............\shizhong.ncd
.............\shizhong.ngc
.............\shizhong.ngd
.............\shizhong.ngr
.............\shizhong.pad
.............\shizhong.par
.............\shizhong.pcf
.............\shizhong.prj
.............\shizhong.ptwx
.............\shizhong.stx
.............\shizhong.syr
.............\shizhong.twr
.............\shizhong.twx
.............\shizhong.unroutes
.............\shizhong.ut
.............\shizhong.v
.............\shizhong.xpi
.............\shizhong.xst
.............\shizhong_bitgen.xwbt
.............\shizhong_envsettings.html
.............\shizhong_guide.ncd
.............\shizhong_map.map
.............\shizhong_map.mrp
.............\shizhong_map.ncd
.............\shizhong_map.ngm
.............\shizhong_map.xrpt
.............\shizhong_ngdbuild.xrpt
.............\shizhong_pad.csv
.............\shizhong_pad.txt
.............\shizhong_par.xrpt
.............\shizhong_summary.html
.............\shizhong_summary.xml
.............\shizhong_usage.xml
.............\shizhong_xst.xrpt
.............\shizhongfinal.gise
.............\shizhongfinal.xise
.............\shizhongpin.ucf
.............\usage_statistics_webtalk.html
.............\webtalk.log
.............\webtalk_pn.xml
.............\xlnx_auto_0_xdb
.............\...............\cst.xbcd
.............\xst
.............\...\dump.xst
.............\...\........\shizhong.prj
.............\...\........\............\ngx
.............\...\........\............\...\notopt
.............\...\........\............\...\opt
.............\...\projnav.tmp
.............\...\work
.............\...\....\hdllib.ref
.............\...\....\vlg22
.............\...\....\.....\shizhong.bin
.............\...\....\vlg29
.............\...\....\.....\key0.bin
.............\...\....\vlg2A
.............\...\....\.....\key1.bin
.............\...\....\vlg2B
.............\...\....\.....\key2.bin
.............\...\....\vlg2C
.............\...\....\.....\key3.bin
.............\...\....\vlg2D
.............\...\....\.....\key4.bin
.............\...\....\vlg2E
.............\...\....\.....\key5.bin
.............\...\....\vlg2F
.............\...\....\.....\key6.bin
.............\...\....\vlg54
.............\...\....\.....\fenpin.bin
.............\...\....\vlg65
.............\...\....\.....\bcd.bin
.............\...\....\vlg69
.............\...\....\.....\shumaguanxianshi.bin
.............\...\....\vlg6D
.............\...\....\.....\count.bin
    

CodeBus www.codebus.net