Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SIN001 Download
 Description: the VERILOG language original code sin function waveform generation
 Downloaders recently: [More information of uploader 李龙进]
 To Search:
File list (Check if you may need any files):
 

SIN001
......\.sopc_builder
......\.............\filters.xml
......\SIN001.asm.rpt
......\SIN001.done
......\SIN001.dpf
......\SIN001.fit.rpt
......\SIN001.fit.summary
......\SIN001.flow.rpt
......\SIN001.map.rpt
......\SIN001.map.summary
......\SIN001.pin
......\SIN001.pof
......\SIN001.qpf
......\SIN001.qsf
......\SIN001.qws
......\SIN001.sim.rpt
......\SIN001.sof
......\SIN001.tan.rpt
......\SIN001.tan.summary
......\SIN001.v
......\SIN001.v.bak
......\SIN001.vwf
......\db
......\..\SIN001.asm.qmsg
......\..\SIN001.asm_labs.ddb
......\..\SIN001.cbx.xml
......\..\SIN001.cmp.bpm
......\..\SIN001.cmp.cdb
......\..\SIN001.cmp.ecobp
......\..\SIN001.cmp.hdb
......\..\SIN001.cmp.kpt
......\..\SIN001.cmp.logdb
......\..\SIN001.cmp.rdb
......\..\SIN001.cmp.tdb
......\..\SIN001.cmp0.ddb
......\..\SIN001.cmp2.ddb
......\..\SIN001.cmp_merge.kpt
......\..\SIN001.db_info
......\..\SIN001.eco.cdb
......\..\SIN001.eds_overflow
......\..\SIN001.fit.qmsg
......\..\SIN001.fnsim.hdb
......\..\SIN001.fnsim.qmsg
......\..\SIN001.hier_info
......\..\SIN001.hif
......\..\SIN001.lpc.html
......\..\SIN001.lpc.rdb
......\..\SIN001.lpc.txt
......\..\SIN001.map.bpm
......\..\SIN001.map.cdb
......\..\SIN001.map.ecobp
......\..\SIN001.map.hdb
......\..\SIN001.map.kpt
......\..\SIN001.map.logdb
......\..\SIN001.map.qmsg
......\..\SIN001.map_bb.cdb
......\..\SIN001.map_bb.hdb
......\..\SIN001.map_bb.logdb
......\..\SIN001.pre_map.cdb
......\..\SIN001.pre_map.hdb
......\..\SIN001.rom0_ROM_16bd8.hdl.mif
......\..\SIN001.rtlv.hdb
......\..\SIN001.rtlv_sg.cdb
......\..\SIN001.rtlv_sg_swap.cdb
......\..\SIN001.sgdiff.cdb
......\..\SIN001.sgdiff.hdb
......\..\SIN001.sim.cvwf
......\..\SIN001.sim.hdb
......\..\SIN001.sim.qmsg
......\..\SIN001.sim.rdb
......\..\SIN001.simfam
......\..\SIN001.sld_design_entry.sci
......\..\SIN001.sld_design_entry_dsc.sci
......\..\SIN001.syn_hier_info
......\..\SIN001.tan.qmsg
......\..\SIN001.tis_db_list.ddb
......\..\SIN001.tmw_info
......\..\altsyncram_lv71.tdf
......\..\prev_cmp_SIN001.asm.qmsg
......\..\prev_cmp_SIN001.fit.qmsg
......\..\prev_cmp_SIN001.map.qmsg
......\..\prev_cmp_SIN001.qmsg
......\..\prev_cmp_SIN001.sim.qmsg
......\..\prev_cmp_SIN001.tan.qmsg
......\..\wed.wsf
......\incremental_db
......\..............\README
......\..............\compiled_partitions
......\..............\...................\SIN001.root_partition.cmp.atm
......\..............\...................\SIN001.root_partition.cmp.dfp
......\..............\...................\SIN001.root_partition.cmp.hdbx
......\..............\...................\SIN001.root_partition.cmp.kpt
......\..............\...................\SIN001.root_partition.cmp.logdb
......\..............\...................\SIN001.root_partition.cmp.rcf
......\..............\...................\SIN001.root_partition.map.atm
......\..............\...................\SIN001.root_partition.map.dpi
......\..............\...................\SIN001.root_partition.map.hdbx
......\..............\...................\SIN001.root_partition.map.kpt
......\sopc_builder_log.txt
    

CodeBus www.codebus.net