Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: the-strong-cpu-design Download
 Description: Enhanced CPU design, with the PC pointer memory write VHDL language, non-pipelined design to achieve binary bright light cycle
 Downloaders recently: [More information of uploader 602869300]
 To Search:
File list (Check if you may need any files):
增强型\top
......\...\aand2.vhd
......\...\db
......\...\..\altsyncram_oub1.tdf
......\...\..\prev_cmp_top.asm.qmsg
......\...\..\prev_cmp_top.fit.qmsg
......\...\..\prev_cmp_top.map.qmsg
......\...\..\prev_cmp_top.qmsg
......\...\..\prev_cmp_top.sim.qmsg
......\...\..\prev_cmp_top.tan.qmsg
......\...\..\top.asm.qmsg
......\...\..\top.asm_labs.ddb
......\...\..\top.cbx.xml
......\...\..\top.cmp.bpm
......\...\..\top.cmp.cdb
......\...\..\top.cmp.ecobp
......\...\..\top.cmp.hdb
......\...\..\top.cmp.kpt
......\...\..\top.cmp.logdb
......\...\..\top.cmp.rdb
......\...\..\top.cmp.tdb
......\...\..\top.cmp_merge.kpt
......\...\..\top.cmp0.ddb
......\...\..\top.db_info
......\...\..\top.eco.cdb
......\...\..\top.eds_overflow
......\...\..\top.fit.qmsg
......\...\..\top.hier_info
......\...\..\top.hif
......\...\..\top.lpc.html
......\...\..\top.lpc.rdb
......\...\..\top.lpc.txt
......\...\..\top.map.bpm
......\...\..\top.map.cdb
......\...\..\top.map.ecobp
......\...\..\top.map.hdb
......\...\..\top.map.kpt
......\...\..\top.map.logdb
......\...\..\top.map.qmsg
......\...\..\top.map_bb.cdb
......\...\..\top.map_bb.hdb
......\...\..\top.map_bb.logdb
......\...\..\top.pre_map.cdb
......\...\..\top.pre_map.hdb
......\...\..\top.rtlv.hdb
......\...\..\top.rtlv_sg.cdb
......\...\..\top.rtlv_sg_swap.cdb
......\...\..\top.sgdiff.cdb
......\...\..\top.sgdiff.hdb
......\...\..\top.sim.cvwf
......\...\..\top.sim.hdb
......\...\..\top.sim.qmsg
......\...\..\top.sim.rdb
......\...\..\top.sld_design_entry.sci
......\...\..\top.sld_design_entry_dsc.sci
......\...\..\top.smp_dump.txt
......\...\..\top.syn_hier_info
......\...\..\top.tan.qmsg
......\...\..\top.tis_db_list.ddb
......\...\..\top.tmw_info
......\...\..\top_global_asgn_op.abo
......\...\..\wed.wsf
......\...\DE2_70_pin_assignments.csv
......\...\dec3to8.vhd
......\...\incremental_db
......\...\..............\compiled_partitions
......\...\..............\...................\top.root_partition.cmp.atm
......\...\..............\...................\top.root_partition.cmp.dfp
......\...\..............\...................\top.root_partition.cmp.hdbx
......\...\..............\...................\top.root_partition.cmp.kpt
......\...\..............\...................\top.root_partition.cmp.logdb
......\...\..............\...................\top.root_partition.cmp.rcf
......\...\..............\...................\top.root_partition.map.atm
......\...\..............\...................\top.root_partition.map.dpi
......\...\..............\...................\top.root_partition.map.hdbx
......\...\..............\...................\top.root_partition.map.kpt
......\...\..............\README
......\...\nand4.vhd
......\...\nand4.vhd.bak
......\...\nnand4.vhd
......\...\nnor4.vhd
......\...\nnor4.vhd.bak
......\...\nor4.vhd.bak
......\...\onor4.vhd
......\...\proc.vhd
......\...\proc.vhd.bak
......\...\ram.bsf
......\...\ram.cmp
......\...\ram.inc
......\...\ram.qip
......\...\ram.vhd
......\...\ram_inst.vhd
......\...\ram_wave0.jpg
......\...\ram_wave1.jpg
......\...\ram_waveforms.html
......\...\regn.vhd
......\...\regn.vhd.bak
......\...\regnn.vhd
......\...\rom.cmp
......\...\rom.inc
    

CodeBus www.codebus.net